

# **2017 IEEE 25th Annual Symposium on High-Performance Interconnects (HOTI 2017)**

**Santa Clara, California, USA  
28-30 August 2017**



**IEEE Catalog Number: CFP17HIS-POD  
ISBN: 978-1-5386-1014-5**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17HIS-POD
ISBN (Print-On-Demand):	978-1-5386-1014-7
ISBN (Online):	978-1-5386-1013-8
ISSN:	1550-4794

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# 2017 IEEE 25th Annual Symposium on High-Performance Interconnects **HOTI 2017**

## Table of Contents

Message from the General Chairs .....	viii
Message from the Technical Program Co-Chairs.....	x
Committees.....	xi
Keynotes.....	xiii
Invited Talks .....	xv
Panel.....	xvii
Tutorials.....	xviii
Sponsors .....	xxvii

---

### Technical Paper Session A: Best Papers

Improving Non-minimal and Adaptive Routing Algorithms in Slim Fly Networks .....	1
<i>Pedro Yébenes, Jesus Escudero-Sahuquillo, Pedro Javier García, Francisco J. Quiles, and Torsten Hoefler</i>	
Routing Keys .....	9
<i>Asaf Samuel, Eitan Zahavi, and Isaac Keslassy</i>	
Fast Networks and Slow Memories: A Mechanism for Mitigating Bandwidth Mismatches .....	17
<i>Timo Schneider, James Dinan, Mario Flajslik, Keith D. Underwood, and Torsten Hoefler</i>	

### Technical Paper Session B: Large Scale Networking

WaveLight: A Monolithic Low Latency Silicon-Photonics Communication Platform for the Next-Generation Disaggregated Cloud Data Centers .....	25
<i>Mohammad Shahanshah Akhter, Paul Somogyi, Chen Sun, Mark Wade, Roy Meade, Pavan Bhargava, Sen Lin, and Nandish Mehta</i>	

An FPGA Platform for Hyperscalers .....	29
<i>Francois Abel, Jagath Weerasinghe, Christoph Hagleitner, Beat Weiss, and Stephan Paredes</i>	

Throughput Models of Interconnection Networks: The Good, the Bad, and the Ugly .....	33
<i>Peyman Faizian, Md Atiqul Mollah, Md Shafayat Rahman, Xin Yuan, Scott Pakin, and Mike Lang</i>	

### **Technical Paper Session C: Optics & Networks for Science**

A High Speed Hardware Scheduler for 1000-Port Optical Packet Switches to Enable Scalable Data Centers .....	41
<i>Joshua Lawrence Benjamin, Adam Funnell, Philip Michael Watts, and Benn Thomsen</i>	

Subchannel Scheduling for Shared Optical On-chip Buses .....	49
<i>Sebastian Werner, Javier Navaridas, and Mikel Luján</i>	

Utilizing HPC Network Technologies in High Energy Physics Experiments .....	57
<i>Jörn Schumacher</i>	

### **Technical Paper Session D: Topologies, Routing and Process Placement**

On the Impact of Routing Algorithms in the Effectiveness of Queuing Schemes in High-Performance Interconnection Networks .....	65
<i>Jose Rocher-Gonzalez, Jesus Escudero-Sahuquillo, Pedro J. García, and Francisco J. Quiles</i>	

Placement of Virtual Network Functions in Hybrid Data Center Networks .....	73
<i>Zhenhua Li and Yuanyuan Yang</i>	

MPI Process and Network Device Affinitization for Optimal HPC Application Performance .....	80
<i>Ravindra Babu Ganapathi, Aravind Gopalakrishnan, and Russell W. McGuire</i>	

### **Technical Paper Session E: Efficient Network Design & Network Architecture**

Characterizing Deep Learning over Big Data (DLoBD) Stacks on RDMA-Capable Networks .....	87
<i>Xiaoyi Lu, Haiyang Shi, M. Haseeb Javed, Rajarshi Biswas, and Dhableswar K. Panda</i>	

Host Software Stack Optimizations to Maximize Aggregate Fabric Throughput .....	95
<i>Vignesh T. Ravi, James Erwin, Pradeep Sivakumar, CQ Tang, Jianxin Xiong, Ravindra Babu Ganapathi, and Mark Debbage</i>	

Userspace RDMA Verbs on Commodity Hardware Using DPDK .....	103
<i>Patrick MacArthur</i>	
<b>Author Index</b> .....	<b>111</b>