

2017 30th Symposium on Integrated Circuits and Systems Design (SBCCI 2017)

**Fortaleza, Brazil
28 August – 1 September 2017**



**IEEE Catalog Number: CFP17237-POD
ISBN: 978-1-5090-6503-5**

**Copyright © 2017, Association for Computing Machinery (ACM)
All Rights Reserved**

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17237-POD
ISBN (Print-On-Demand):	978-1-5090-6503-5
ISBN (Online):	978-1-4503-5106-5

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Introductory Section

Foreword	vii
Organization Committee	viii
Technical Program Committee	x

Tutorials

Design of Discrete-time Receivers for the Internet of Things, Sandro Binsfeld Ferreira	xiii
Designing to Avoid Metastability at Domain Crossings, Alberto Arias and Laíz Lipiäinen	xiv
Effort Delay and Appropriate Optimizing Techniques, Dipankar Pal	xv
Combined Effects of Ionizing Radiation and Electromagnetic Interference on Integrated Circuits, Fabian Vargas	xvi

Keynotes

Designing Energy-Efficient Many-Core Servers for Exascale Computing, David Atienza Alonso	xviii
Smart Sensors - Research, Trends and Opportunities, Jamal Deen	xix
Self-Aware Silicon, Axel Jantsch	xx
Challenges for Advanced End of the Roadmap, Beyond Si and Beyond CMOS Technologies, Cor Claves	xxi

Session 1: Analog and Radio Frequency I

Chair: André Mariano, UFPR, Brazil

1.1.	A Temperature-Aware Analysis of Latched Comparators for Smart Vehicle Applications	1
	Adriano V. Fonseca ¹ , Rachid El Khattabi ² , William A. Afshari ² , Fernando A. P. Baruqui ¹ , Carlos F. T. Soares ¹ , and Pietro M. Ferreira ² , ¹ COPPE - Brazil, ² GeePs and PADS - France	
1.2.	A Radio-Frequency Real-Time Spectrum Sensor based on an Analog Signal Processing Magnitude Calculator	7
	Julien Orlando, Francois Rivet, and Yann Deval, Univ. Bordeaux - France	
1.3.	Low Power IEEE802.11ah Receiver System-Level Design Aiming for IoT Applications	11
	Nelson Andrade, Gabriel Guimaraes, Helga Dornela, Pedro Toledo, Eric Fabris, Hamilton Klimach, and Sergio Bampi, UFRGS - Brazil	
1.4.	A Novel Hybrid Polarization-Quadrature Pixel Cluster for Local Light	17

Angle and Intensity Detection

Francelino Freitas Carvalho, Alexandre Kennedy Pinto Souza, and Carlos Augusto de Moraes Cruz, UFAM - Brazil

- 1.5. Modeling of a MOS Ultralow Voltage Oscillator: Experimental Results** 24
Antonio Carlos da Costa Telles¹, Jose Antenor Pomilio², and Saulo Finco¹, ¹Renato Archer CTI – Brazil, ²UNICAMP - Brazil

Session 2: Digital Circuits, Mixed Signal and Applications I

Chair: Marcelo Porto, UFPel, Brazil

- 2.1. Low-power HEVC Binarizer Architecture for the CABAC Block targeting UHD Video Processing,** 30
Camila de Matos Alonso¹, Fabio Luis Livi Ramos¹², Bruno Zatt³, Marcelo Porto³, and Sergio Bampi², ¹UNIPAMPA – Brazil, ²UFRGS – Brazil, ³UFPel - Brazil
- 2.2. Low-Area Scalable Hardware Architecture for DMM-1 Encoder of 3D-HEVC Video Coding Standard** 36
Gustavo Sanchez¹, Luciano Agostini², Filipo Mor³, and Cesar Marcon³, IF Farroupilha – Brazil, ²UFPel – Brazil, ³PUCRS - Brazil
- 2.3. Low-power Multi-Size HEVC DCT Architecture Proposal for QFHD Video Processing** 41
Luana Vieira Martinez Bonatto¹, Fabio Luis Livi Ramos¹², Bruno Zatt³, Marcelo Porto³, and Sergio Bampi², ¹UNIPAMPA – Brazil, ²UFRGS – Brazil, ³UFPel - Brazil
- 2.4. Novel Multiple Bypass Bins Scheme for Low-power UHD Video Processing HEVC Binary Arithmetic Encoder Architecture** 47
Fabio Luis Livi Ramos¹², Bruno Zatt³, Marcelo Porto³, and Sergio Bampi², ¹UNIPAMPA – Brazil, ²UFRGS – Brazil, ³UFPel - Brazil
- 2.5. Hardware Module for Low-resource and Real-Time Stereo Vision Engine Using Semi-Global Matching Approach** 53
Lucas Cambuim, Joao Barbosa, Edna Barros, UFPE - Brazil

Session 3: SoC, NoC and Reconfigurable

Chair: Ney Calazans, PUCRS, Brazil

- 3.1. A Security-aware Routing Implementation for Dynamic Data Protection in Zone-based MPSoC** 59
Johanna Sepulveda¹, Ramon Fernandes², Cesar Marcon², Daniel Florez³, and Georg Sigl¹, ¹Technical University of Munich -Germany, PUCRS - Brazil, University of Los Andes - Colombia
- 3.2. Secure Admission and Execution of Applications in Many-core Systems** 65
Luciano Caimi, Vinicius Fochi, Eduardo Wachter, Daniel Munhoz, and Fernando Moraes, PUCRS - Brazil
- 3.3. Latency Reduction of Fault-Tolerant NoCs by Employing Multiple Paths** 72
Ronaldo Milfont¹, Joao Ferreira¹, Daniel Tavares¹, Rafael Mota¹, Paulo Cortez¹, Jarbas Silveira¹, and Cesar Marcon², UFC - Brazil, ²PUCRS - Brazil
- 3.4. Hardware and Software Infrastructure to Implement Many-core Systems in Modern FPGAs** 79
Felipe Bortolon and Fernando Moraes, PUCRS - Brazil

Session 4: Embedded Software and Systems

Chair: José Luiz Güntzel, UFSC, Brazil

- 4.1. Analyzing Lockstep Dual-Core ARM Cortex-A9 Soft Error Mitigation in FreeRTOS Applications** 84
Adria Oliveira, Gennaro Rodrigues, and Fernanda Kastensmidt, UFRGS - Brazil
- 4.2. Estimation Methods for Static Noise Margins in CMOS Subthreshold Logic Circuits** 90
Felipe Bortolon¹, Matheus Trevisan Moreira², Fernando Gehm Moraes², and Sergio Bampi¹,
¹UFRGS – Brazil, ²PUCRS - Brazil
- 4.3. A SVM Optimization Tool and FPGA system architecture applied to Nonlinear Model Predictive Control** 96
Carlos Eduardo Santos¹, Renato Coral Sampaio², Helon Ayala³, Leandro dos S. Coelho³, Ricardo Jacobi², and Carlos H. Llanos², Federal Institute of Education, Science and Technology of Tocantins - Brazil, UNB - Brazil, Pontifical Catholic University of Parana - Brazil
- 4.4. Sleep Convention Logic Isochronic Fork: an Analysis** 103
Ricardo A. Guazzelli, Walter Lau Neto, Matheus T. Moreira, and Ney L. V. Calazans, PUCRS - Brazil

Session 5: Analog and Radio Frequency II

Chair: Francois Rivet, Univ. Bordeaux, France

- 5.1. A Class-J Power Amplifier for 5G Applications in 28nm CMOS FD-SOI Technology** 110
Tony Hanna, Nathalie Deltimple, and Sebastien Fregonese, University of Bordeaux - France
- 5.2. A SiGe HBT Limiting Amplifier for Fast Switching of mm-Wave Super-Regenerative Oscillators** 114
Hatem Ghaleb, Guido Belfiore, Corrado Carta, and Frank Ellinger, Technische Universitaet Dresden - Germany
- 5.3. An Analog RF Fully Differential Common Mode Controlled Delay Line in 28nm FDSOI Technology from STM** 120
Victor Vaillant and Francois Rivet, IMS Laboratory - France
- 5.4. Development of Microtransformers Using MCM and Electronic Packaging Technologies** 125
Marinalva Muniz Rocha, Antonio Carlos da Costa Telles, and Ricardo Cotrin Teixeira, Center for Information Technology Renato Archer - Brazil
- 5.5. High-Impedance Multi-Conductor Transmission-Lines for Integrated Applications at Millimeter-Wave Frequency** 129
Paolo Valerio Testa, Manu Viswambharan Thayyil, Guido Belfiore, Corrado Carta, and Frank Ellinger, Technische Universitaet Dresden - Germany

Session 6: Digital Circuits, Mixed Signal and Applications II

Chair: Ricardo Jacobi, UNB, Brazil

- 6.1. A pixel concept that simultaneously enables high dynamic range, high sensitivity and operation in intense backgrounds** 136
Pablo Belmonte, Lucas Chaves, and Davies Monteiro, UFMG - Brazil

- 6.2. Segmented Spline Hardware Design for High Dynamic Range Video Pre-Processor 143**
 Alex Borges, Luciano Braatz, Bruno Zatt, Marcelo Porto, and Guilherme Correa, UFPEL - Brazil
- 6.3. Block Matching Hardware Architecture for SATD-based Successive Elimination 149**
 Luiz Henrique Cancellier, Ismael Seidel, and Jose Luis Guntzel, UFSC - Brazil
- 6.4. Improving the Energy Efficiency of a Low-Area SATD Hardware Architecture Using Fine Grain PDE 155**
 Andre Beims Brascher, Ismael Seidel, and Jose Luis Guntzel, UFSC - Brazil
- 6.5. Efficient Hardware Implementation of Morphological Reconstruction based on Sequential Reconstruction Algorithm 162**
 Oscar Anacona, Gustavo Vinhal, Renato Sampaio, George Teodoro, Ricardo Jacobi, and Carlos Llanos, UNB - Brazil

Session 7: Digital Circuits, Mixed Signal and Applications III

Chair: Elmar Melcher, UFCG, Brazil

- 7.1. A Power-Predictive Environment for Fast and Power-Aware ASIC-Based FIR Filter Design 168**
 Guilherme Paim¹, Leandro Mateus¹, Tiago Giacomelli¹, Rafael Ferreira², Renato Henriques¹, Eduardo Costa², and Sergio Bampi, ¹UFRGS – Brazil, UCPel - Brazil
- 7.2. CAM/TCAM - NML: (Ternary) Content Addressable Memory implemented with Nanomagnetic Logic 174**
 Amanda F. Fonseca, Douglas L. Willian, Thiago R. B. S. Soares, Luiz G. C. Melo, and Omar P. Vilela Neto, UFMG - Brazil
- 7.3. A 34fJ/conversion-step 10-bit 6.66MS/s SAR ADC with built-in digital calibration in 130nm CMOS 180**
 Felipe Makara, Lucas Mangini, and Andre A. Mariano, UFPR - Brazil
- 7.4. A Decoder with Soft Decoding Capability for High-rate Generalized Concatenated Codes with Applications in Non-volatile Flash Memories 185**
 Jens Spinner and Juergen Freudenberger, HTWG Konstanz - Germany

Session 8: EDA/CAD, Test and Reliability

Chair: Fernando Moraes, PUCRS, Brazil

- 8.1. Exploiting Cache Locality to Speedup Register Clustering 191**
 Tiago Augusto Fontana, Sheiny Almeida, Renan Netto, Vinicius Livramento, Chrystian Guth, Laercio Pilla, and Jose Luis Guntzel, UFSC - Brazil
- 8.2. An Efficient, Low-Cost ECC Approach for Critical-Application Memories 198**
 Felipe Silva¹, Walter Freitas¹, Jarbas Silveira¹, Otavio Lima², Fabian Vargas³, and Cesar Marcon³, ¹UFC – Brazil, ²IFCE - Brazil, ³PUCRS - Brazil
- 8.3. Simplified Model for Automatic QCA Circuitry Verification 204**
 Luiz Henrique Borges Sardinha, Vitor Buxbaum Orlandi, Omar Paranaiba Vilela Neto, and Sergio Vale Aguiar Campos, UFMG - Brazil
- 8.4. Mitigation of Aging Effects Through Selective Time-borrowing and Alternative Path Activation 210**
 Andrei Silva and Frank Torres, UFMG - Brazil