

---

## **Silicon Compatible Materials, Processes, and Technologies for Advanced Integrated Circuits and Emerging Applications 2**

---

### **Editors:**

#### **F. Roozeboom**

Eindhoven University of Technology,  
and TNO Eindhoven  
Eindhoven, The Netherlands

#### **V. Narayanan**

IBM T.J. Watson Research Center  
Yorktown Heights, New York, USA

#### **K. Kakushima**

Tokyo Institute of Technology  
Yokohama, Japan

#### **D.-L. Kwong**

Institute of Microelectronics  
Singapore

#### **H. Iwai**

Tokyo Institute of Technology  
Yokohama, Japan

#### **E. P. Gusev**

Qualcomm MEMS Technologies  
San Diego, California, USA

#### **P. J. Timans**

Mattson Technology Inc.  
Fremont, California, USA

### **Sponsoring Divisions:**



**Electronics and Photonics**



**Dielectric Science & Technology**



Published by

**The Electrochemical Society**

65 South Main Street, Building D  
Pennington, NJ 08534-2839, USA

tel 609 737 1902

fax 609 737 2743

[www.electrochem.org](http://www.electrochem.org)

**ecs** transactions™

**Vol. 45, No. 6**

---

Copyright 2012 by The Electrochemical Society.  
All rights reserved.

This book has been registered with Copyright Clearance Center.  
For further information, please contact the Copyright Clearance Center,  
Salem, Massachusetts.

Published by:

The Electrochemical Society  
65 South Main Street  
Pennington, New Jersey 08534-2839, USA

Telephone 609.737.1902  
Fax 609.737.2743  
e-mail: [ecs@electrochem.org](mailto:ecs@electrochem.org)  
Web: [www.electrochem.org](http://www.electrochem.org)

ISSN 1938-6737 (online)  
ISSN 1938-5862 (print)  
ISSN 2151-2051 (cd-rom)

ISBN 978-1-56677-958-6 (Hardcover)  
ISBN 978-1-60768-316-2 (PDF)

Printed in the United States of America.

---

**ECS Transactions, Volume 45, Issue 6**

Silicon Compatible Materials, Processes and Technologies for Advanced Integrated Circuits and Emerging Applications 2

**Table of Contents**

<i>Preface</i>	<i>iii</i>
----------------	------------

**Chapter 1  
Plenary**

(Keynote) In Quest of a Fast, Low-Voltage Digital Switch <i>T. N. Theis</i>	3
--	---

**Chapter 2  
Strain Engineering/Contacts/Doping**

(Invited) Ultrathin $\text{Ni}_{1-x}\text{Pt}_x$ Films as Electrical Contact in CMOS Devices <i>S. Zhang</i>	15
---	----

Characterization of Strain-Engineered Si:C Epitaxial Layers on Si Substrates <i>W. Yoo, T. Ishigaki, T. Ueda, J. Kajiwara, K. Kang, P. Hung, K. Ang, and B. Min</i>	23
--	----

Ultra Low-Temperature Epitaxial Growth of Strained Si Directly on Si Substrates <i>D. Shahrjerdi, B. Hekmatshoar, S. W. Bedell, J. A. Ott, M. Hopstaken, and D. K. Sadana</i>	31
--	----

Pattern Dependency of Pure-Boron-Layer Chemical-Vapor Depositions <i>V. Mohammadi, W. de Boer, T. L. Scholtes, and L. K. Nanver</i>	39
--	----

The Enhancement of Etch Rate of Silicon by Heavy Doping of Phosphorus and Arsenic Atoms during Cyclic Selective Epitaxial Growth of Silicon <i>K. Lee, Y. Kang, H. An, S. Jeong, J. Han, B. Kim, S. Nam, H. Kang, H. Jeong, C. Chung, H. Park, and B. Choi</i>	49
---	----

P-type Doping of Silicon Suitable for Structures with High Aspect Ratios by Using a Dopant Source of Boron Oxide Grown by Atomic Layer Deposition <i>B. Kalkofen, V. Mothukuru, M. Lisker, and E. P. Burte</i>	55
---	----

Gas Source Depletion Study of High-Order Silanes of Silicon-Based Epitaxial Layers Grown with RPCVD and Low Temperatures <i>K. H. Chung, P. Brabant, M. Shinriki, S. Hasaka, T. Francis, H. He, and D. K. Sadana</i>	69
Electrical and Reliability Characterization of Ti/TiN Thin Film Resistor <i>Y. Cheng, W. Chang, B. Wei, F. Lu, and Y. Wang</i>	81

### **Chapter 3 MEMS/NEMS**

(Invited) From MEMS-CMOS towards Heterogeneous Integration over Scale <i>H. Fujita, H. Toshiyoshi, and T. Ishida</i>	93
Scaled Micro-Relay Structure with Low Strain Gradient for Reduced Operating Voltage <i>I. Chen, L. Hutin, C. Park, R. Nathanael, J. Yaung, J. Jeon, and T. King Liu</i>	101
(Invited) Applications of Nanowire Enabled Micro Opto-Thermal Actuation <i>Y. Lu and A. Lal</i>	107

### **Chapter 4 Bonding and 3D Integration**

(Invited) Advances in Materials and Processes for 3D-TSV Integration <i>J. J. Lu</i>	119
Ge/Si p-n Diode Fabricated by Direct Wafer Bonding and Layer Exfoliation <i>F. Gity, K. Byun, K. Lee, K. Cherkaoui, J. M. Hayes, A. P. Morrison, C. Colinge, and B. Corbett</i>	131
Wet-Chemical Silicon Wafer Thinning Process for High Chip Strength <i>K. Yoshikawa, T. Miyazaki, N. Watanabe, and M. Aoyagi</i>	141
(Invited) Scaling Requires Continuous Innovation in Thermal Processing: Low-Temperature Plasma Oxidation <i>W. Lerch, W. Kegel, J. Niess, A. Gschwandtner, J. Gelpey, and F. Cristiano</i>	151
Heterogeneous Chip Integration into Silicon Templates by Through-Wafer Copper Electroplating <i>C. D. Meyer, S. S. Bedair, S. M. Trocchia, M. A. Mirabelli, W. L. Benard, T. G. Ivanov, and L. M. Boteler</i>	163

Characterization of Grobal and Local Wafer Shape Change along Through Silicon Via Process Steps	171
---	-----

*C. Lee, S. Jie, S. Park, H. Yoo, I. Han, and W. Yoo*

## **Chapter 5 High-k, Gate Stack and Alternate Channels**

(Invited) Integration Challenges of III-V Materials in Advanced CMOS Logic	179
--	-----

*R. J. Hill, J. Huang, W. Loh, T. Kim, M. H. Wong, D. Veksler, T. H. Cunningham, R. Droopad, J. Oh, C. Hobbs, P. D. Kirsch, and R. Jammy*

Enhancement in Electron Mobility at the Interface between $\text{Gd}_2\text{O}_3(100)$ and n-type Si(100)	185
---	-----

*W. Sitaputra and R. Tsu*

Heterepitaxial Growth of High Quality Germanium Layer on Si(001)for GOI Fabrication	195
---	-----

*J. Bian, Z. Xue, D. Chen, Z. Di, and M. Zhang*

Nanocrystalline $\text{MoO}_x$ Embedded $\text{ZrHfO}$ High-k Memories - Charge Trapping and Retention Characteristics	203
--	-----

*X. Liu, C. Yang, Y. Kuo, and T. Yuan*

Electrical Improvement of MIS Capacitor with $\text{HfAlO}_x$ Gate Dielectrics Treated by Dual Plasma Treatment	211
---	-----

*I. Deng, K. Chang, T. Chang, P. Chang, B. Huang, and C. Wu*

Cauchy-Urbach Dielectric Function Modeling of Amorphous High-k $\text{LaGdO}_3$ Films	219
---	-----

*S. P. Pavunny, R. Thomas, and R. S. Katiyar*

## **Chapter 6 FINFET/ETSOI/Nanowires**

Ultra-Thin SOI/BOX Layers and Next Generations Planar Fully Depleted Substrates	227
---	-----

*W. Schwarzenbach, V. Barec, X. Cauchy, N. Daval, S. Kerdiles, F. Boedt, O. Bonnin, B. Nguyen, and C. Maleville*

(Invited) On-Current Variability Sources of FinFETs: Analysis and Perspective for 14nm-Lg Technology	231
--	-----

*T. Matsukawa, Y. Liu, K. Endo, S. O'uchi, and M. Masahara*

**Chapter 7**  
**Novel Devices and Processing**

The Effect of Plasma Treatment on Reducing Electroforming Voltage of Silicon Oxide RRAM <i>F. Xue, Y. Chen, Y. Wang, F. Zhou, Y. Chang, B. Fowler, and J. Lee</i>	245
Development of High Selectivity Phosphoric Acid and its Application to Flash STI Pattern <i>S. Cho, Y. Lee, J. Han, H. Park, H. Kim, S. Kwak, K. Yang, K. Hong, S. Park, and H. Kang</i>	251
Bipolar Resistive Switching Memory Characteristics Using Al/Cu/GeO <sub>x</sub> /W Memristor <i>S. Maikap and S. Rahaman</i>	257
Author Index	263