Silicon Compatible Materials, Processes, and Technologies for Advanced Integrated Circuits and Emerging Applications 2

Editors:

F. Roozeboom
Eindhoven University of Technology,
and TNO Eindhoven
Eindhoven, The Netherlands

K. Kakushima
Tokyo Institute of Technology
Yokohama, Japan

H. Iwai
Tokyo Institute of Technology
Yokohama, Japan

P. J. Timans
Mattson Technology Inc.
Fremont, California, USA

V. Narayanan
IBM T.J. Watson Research Center
Yorktown Heights, New York, USA

D.-L. Kwong
Institute of Microelectronics
Singapore

E. P. Gusev
Qualcomm MEMS Technologies
San Diego, California, USA

Sponsoring Divisions:

Electronics and Photonics

Dielectric Science & Technology

Published by
The Electrochemical Society
65 South Main Street, Building D
Pennington, NJ 08534-2839, USA
tel 609 737 1902
fax 609 737 2743
www.electrochem.org

ecstransactions ™

Vol. 45, No. 6

Copyright 2012 by The Electrochemical Society.
All rights reserved.

This book has been registered with Copyright Clearance Center.
For further information, please contact the Copyright Clearance Center,
Salem, Massachusetts.

Published by:

The Electrochemical Society
65 South Main Street
Pennington, New Jersey 08534-2839, USA

Telephone 609.737.1902
Fax 609.737.2743
e-mail: ecs@electrochem.org
Web: www.electrochem.org

ISSN 1938-6737 (online)
ISSN 1938-5862 (print)
ISSN 2151-2051 (cd-rom)

ISBN 978-1-56677-958-6 (Hardcover)
ISBN 978-1-60768-316-2 (PDF)

Printed in the United States of America.

ECS Transactions, **Volume 45, Issue 6**
Silicon Compatible Materials, Processes and Technologies for Advanced Integrated Circuits and Emerging Applications 2

Table of Contents

Preface *iii*

Chapter 1
Plenary

(Keynote) In Quest of a Fast, Low-Voltage Digital Switch 3
T. N. Theis

Chapter 2
Strain Engineering/Contacts/Doping

(Invited) Ultrathin $Ni_{1-x}Pt_x$ Films as Electrical Contact in CMOS Devices 15
S. Zhang

Characterization of Strain-Engineered Si:C Epitaxial Layers on Si Substrates 23
W. Yoo, T. Ishigaki, T. Ueda, J. Kajiwara, K. Kang, P. Hung, K. Ang, and B. Min

Ultra Low-Temperature Epitaxial Growth of Strained Si Directly on Si Substrates 31
D. Shahrjerdi, B. Hekmatshoar, S. W. Bedell, J. A. Ott, M. Hopstaken, and D. K. Sadana

Pattern Dependency of Pure-Boron-Layer Chemical-Vapor Depositions 39
V. Mohammadi, W. de Boer, T. L. Scholtes, and L. K. Nanver

The Enhancement of Etch Rate of Silicon by Heavy Doping of Phosphorus and Arsenic Atoms during Cyclic Selective Epitaxial Growth of Silicon 49
K. Lee, Y. Kang, H. An, S. Jeong, J. Han, B. Kim, S. Nam, H. Kang, H. Jeong, C. Chung, H. Park, and B. Choi

P-type Doping of Silicon Suitable for Structures with High Aspect Ratios by Using a Dopant Source of Boron Oxide Grown by Atomic Layer Deposition 55
B. Kalkofen, V. Mothukuru, M. Lisker, and E. P. Burte

Gas Source Depletion Study of High-Order Silanes of Silicon-Based Epitaxial Layers Grown with RPCVD and Low Temperatures 69
K. H. Chung, P. Brabant, M. Shinriki, S. Hasaka, T. Francis, H. He, and D. K. Sadana

Electrical and Reliability Characterization of Ti/TiN Thin Film Resistor 81
Y. Cheng, W. Chang, B. Wei, F. Lu, and Y. Wang

Chapter 3
MEMS/NEMS

(Invited) From MEMS-CMOS towards Heterogeneous Integration over Scale 93
H. Fujita, H. Toshiyoshi, and T. Ishida

Scaled Micro-Relay Structure with Low Strain Gradient for Reduced Operating Voltage 101
I. Chen, L. Hutin, C. Park, R. Lee, R. Nathanael, J. Yaung, J. Jeon, and T. King Liu

(Invited) Applications of Nanowire Enabled Micro Opto-Thermal Actuation 107
Y. Lu and A. Lal

Chapter 4
Bonding and 3D Integration

(Invited) Advances in Materials and Processes for 3D-TSV Integration 119
J. J. Lu

Ge/Si p-n Diode Fabricated by Direct Wafer Bonding and Layer Exfoliation 131
F. Gity, K. Byun, K. Lee, K. Cherkaoui, J. M. Hayes, A. P. Morrison, C. Colinge, and B. Corbett

Wet-Chemical Silicon Wafer Thinning Process for High Chip Strength 141
K. Yoshikawa, T. Miyazaki, N. Watanabe, and M. Aoyagi

(Invited) Scaling Requires Continuous Innovation in Thermal Processing: Low-Temperature Plasma Oxidation 151
W. Lerch, W. Kegel, J. Niess, A. Gschwandtner, J. Gelpey, and F. Cristiano

Heterogeneous Chip Integration into Silicon Templates by Through-Wafer Copper Electroplating 163
C. D. Meyer, S. S. Bedair, S. M. Trocchia, M. A. Mirabelli, W. L. Benard, T. G. Ivanov, and L. M. Boteler

Characterization of Grobal and Local Wafer Shape Change along Through Silicon Via Process Steps 171
C. Lee, S. Jie, S. Park, H. Yoo, I. Han, and W. Yoo

Chapter 5
High-k, Gate Stack and Alternate Channels

(Invited) Integration Challenges of III-V Materials in Advanced CMOS Logic 179
R. J. Hill, J. Huang, W. Loh, T. Kim, M. H. Wong, D. Veksler, T. H. Cunningham, R. Droopad, J. Oh, C. Hobbs, P. D. Kirsch, and R. Jammy

Enhancement in Electron Mobility at the Interface between Gd_2O_3(100) and n-type Si(100) 185
W. Sitaputra and R. Tsu

Heterepitaxial Growth of High Quality Germanium Layer on Si(001)for GOI Fabrication 195
J. Bian, Z. Xue, D. Chen, Z. Di, and M. Zhang

Nanocrystalline MoO_x Embedded ZrHfO High-*k* Memories - Charge Trapping and Retention Characteristics 203
X. Liu, C. Yang, Y. Kuo, and T. Yuan

Electrical Improvement of MIS Capacitor with $HfAlO_x$ Gate Dielectrics Treated by Dual Plasma Treatment 211
I. Deng, K. Chang, T. Chang, P. Chang, B. Huang, and C. Wu

Cauchy-Urbach Dielectric Function Modeling of Amorphous High-k $LaGdO_3$ Films 219
S. P. Pavunny, R. Thomas, and R. S. Katiyar

Chapter 6
FINFET/ETSOI/Nanowires

Ultra-Thin SOI/BOX Layers and Next Generations Planar Fully Depleted Substrates 227
W. Schwarzenbach, V. Barec, X. Cauchy, N. Daval, S. Kerdiles, F. Boedt, O. Bonnin, B. Nguyen, and C. Maleville

(Invited) On-Current Variability Sources of FinFETs: Analysis and Perspective for 14nm-Lg Technology 231
T. Matsukawa, Y. Liu, K. Endo, S. O'uchi, and M. Masahara

Chapter 7
Novel Devices and Processing

The Effect of Plasma Treatment on Reducing Electroforming Voltage of Silicon Oxide RRAM 245
F. Xue, Y. Chen, Y. Wang, F. Zhou, Y. Chang, B. Fowler, and J. Lee

Development of High Selectivity Phosphoric Acid and its Application to Flash STI Pattern 251
S. Cho, Y. Lee, J. Han, H. Park, H. Kim, S. Kwak, K. Yang, K. Hong, S. Park, and H. Kang

Bipolar Resistive Switching Memory Characteristics Using Al/Cu/GeO_x/W Memristor 257
S. Maikap and S. Rahaman

Author Index 263