

2017 IEEE International High Level Design Validation and Test Workshop (HLDVT 2017)

**Santa Cruz, California, USA
5-6 October 2017**



**IEEE Catalog Number: CFP17HLD-POD
ISBN: 978-1-5090-3998-2**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17HLD-POD
ISBN (Print-On-Demand):	978-1-5090-3998-2
ISBN (Online):	978-1-5090-3997-5
ISSN:	1552-6674

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

Session 1: Testing and Verification

A Randomized Algorithm for Constructing Cross-Feature Tests from Single Feature Tests	1
Guy Barash (<i>SanDisk, Israel</i>), Eitan Farchi (<i>IBM Research, Israel</i>)	
Reachability Analysis in RTL Circuits using k-Induction Bounded Model Checking	9
Tonmoy Roy (<i>Virginia Polytechnic Institute and State University, USA</i>), Michael Hsiao (<i>Virginia Polytechnic Institute and State University, USA</i>)	
A Novel SAT-based ATPG Approach for Transition Delay Faults	17
Farzaneh Zokaee (<i>University of Tehran, Iran</i>), Hossein Sabaghian-Bidgoli (<i>University of Kashan, Iran</i>), Vahid Janfaza (<i>University of Tehran, Iran</i>), Payman Behnam (<i>University of Tehran, Iran</i>), Zainalabedin Navabi (<i>University of Tehran, Iran</i>)	

Session 2: Modeling and Validation

Validation of HMI Applications for Industrial Smart Display	23
Michele Lora (<i>University of Verona, Italy</i>)	
HES Machine: Harmonic Equivalent State Machine Modeling for Cyber-Physical Systems	31
Maral Amir (<i>University of California-Irvine, USA</i>), Tony Givargis (<i>University of California-Irvine, USA</i>)	
Designing Cyber-Physical Systems from Natural Language Descriptions	39
Sophia Balkovski (<i>University of California-Irvine, USA</i>), Ian G. Harris (<i>University of California-Irvine, USA</i>)	

Session 3: Post-silicon Validation and 3D design

Automated Test Generation for Post Silicon Microcontroller Validation	45
Pankaj Moharikar (<i>Infineon Technologies, India</i>), Jayakrishna Guddeti (<i>Infineon Technologies, India</i>)	
Repair Techniques for Aged TSVs in 3D Integrated Circuits	53
Siroos Madani (<i>University of Louisiana-Lafayette, USA</i>), Kasem Khalil (<i>University of Louisiana-Lafayette, USA</i>), Bappaditya Dey (<i>University of Louisiana-Lafayette, USA</i>), Devante Bonton (<i>University of Louisiana-Lafayette, USA</i>), Magdy Bayoumi (<i>University of Louisiana-Lafayette, USA</i>)	
RTL Level Trace Signal Selection and Coverage Estimation during Post-Silicon Validation	59
Binod Kumar (<i>IIT Bombay, India</i>), Kanad Basu (<i>New York University, USA</i>), Masahiro Fujita (<i>University of Tokyo, Japan</i>), Virendra Singh (<i>IIT Bombay, India</i>)	

Session 4: Applied Design and Verification Techniques

Exploiting Sub-Graph Isomorphism and Probabilistic Neural Networks for the Detection of Hardware Trojans at RTL	67
Florenc Demrozi (<i>University of Verona, Italy</i>), Riccardo Zucchelli (<i>University of Verona, Italy</i>), Graziano Pravadelli (<i>University of Verona, Italy</i>)	

Thread- and Data-Level Parallel Simulation in SystemC, a Bitcoin Miner Case Study	74
Zhongqi Cheng (<i>University of California-Irvine, USA</i>), Tim Schmidt (<i>University of California-Irvine, USA</i>), Guantao Liu (<i>University of California-Irvine, USA</i>), Rainer Dömer (<i>University of California-Irvine, USA</i>)	
Design and Implementation of FPGA-based Muscle Conduction Velocity Tracker in Dynamic Contractions during the Gait	82
D. De Venuto (<i>Politecnico di Bari, Italy</i>), G. Mezzina (<i>Politecnico di Bari, Italy</i>), V.L. Gallo (<i>Politecnico di Bari, Italy</i>)	
WIP Session	
3D-DyCAC: Dynamic Numerical-based Mechanism for Reducing Crosstalk Faults in 3D ICs	87
Zahra Shirmohammadi (<i>Institute for Research in Fundamental Sciences (IPM), Iran</i>), Hadi Zamani Sabzi (<i>University of California-Riverside, USA</i>), Seyed Ghassem Miremadi (<i>Sharif University of Technology, Iran</i>)	
An Approach to Approximate Computing: Logic Transformations for One-Minterm Changes in Specification	91
Masahiro Fujita (<i>University of Tokyo, Japan</i>)	
On Generation of Properties from Specification	95
Keerthikumara Devarajegowda (<i>Infineon Technologies and Technical University of Kaiserslautern, Germany</i>), Wolfgang Ecker (<i>Infineon Technologies and Technical University of Munich, Germany</i>)	