2017 IFIP/IEEE International **Conference on Very Large Scale Integration (VLSI-SoC 2017)**

Abu Dhabi, United Arab Emirates 23-25 October 2017



IEEE Catalog Number: CFP17LSI-POD ISBN:

978-1-5386-2881-2

Copyright \odot 2017 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP17LSI-POD

 ISBN (Print-On-Demand):
 978-1-5386-2881-2

 ISBN (Online):
 978-1-5386-2880-5

ISSN: 2324-8432

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



VLSI-SoC 2017 Table of Contents

Table of Contents

Table of Contents	
Welcome from the General and Program Chairs.	
Committees	
Additional Reviewers	
List of Volunteers	
Internet of Things at UAE	
PhD Forum	
Keynote Abstracts	
Targeting Inter Set Write Variation to Improve the Lifetime of Non-Volatile Caches using fellow sets	1
Sukarn Agarwal and Hemangee K. Kapoor	
Low-Overhead Asymmetric Frequency Control for On-Chip Network Interconnects	7
Power-aware and Cost-efficient State Encoding in Non-volatile memory based FPGAs Yuan Xue, Abraham Mcllvaine and Chengmo Yang	13
Intelligent Embedded and Real-Time ANN-based Motor Control for Multi-Rotor Unmanned Aircraft Systems	19
Extending OpenVX for Model-based Design of Embedded Vision Applications	25
Energy-aware Task Scheduling for Near Real-time Periodic Tasks on Heterogeneous Multicore Processors	31
Takashi Nakada, Hiroyuki Yanagihashi, Kunimaro Imai, Hiroshi Ueki, Takashi Tsuchiya, Masanori Hayashikoshi and Hiroshi Nakamura	
On the In-field Testing of Spare Modules in Automotive Microprocessors	37
Restoration protocol: Lightweight and secure devices authentication based on PUF Brisbane Ovilla-Martinez and Lilian Bossuet	43
Implementation and Analysis of Hotspot Mitigation in Mesh NOCs by Cost-Effective Deflection Routing Technique	49

VLSI-SoC 2017 Table of Contents

Non-Regression Approach for the Behavioral Model Generator in Mixed-Signal System Verification
Ling-Yen Song, Chun Wang, Chien-Nan Liu, Yun-Jing Lin, Meng-Jung Lee, Yu-Lan Lo and Shu-Yi Kao
A sub-W Bio-potential Front End in 65nm CMOS
Applying IJTAG-Compatible Embedded Instruments for Lifetime Enhancement of Analog Front-Ends of Cyber-Physical Systems
A New Approach For Constructing Logic Functions After ECO
Exploring the Use of the Finite Element Method for Electromigration Analysis in Future Physical Design
Matthias Thiele, Steve Bigalke and Jens Lienig
Multiple Reset Domains Verification Using Assertion Based Verification 8 Islam Ahmed, Khaled Nouh and Amr Abbas
Process-Aware Side Channel Monitoring for Embedded Control System Security
DFS Covert Channels on Multi-Core Platforms
Pushing the Limits Further: Sub-Atomic AES
Prediction Horizon vs. Efficiency of Optimal Dynamic Thermal Control Policies in HPC Nodes
Early Bird Sampling: a Short-Paths Free Error Detection-Correction Strategy for Data-Driven VOS
Level-shifter-less Approach for Multi-VDD Design to use Body Bias Control in FD-SOI11 Kimiyoshi Usami, Shunsuke Kogure, Yusuke Yoshida, Ryo Magasaki and Hideharu Amano
Robust, Self-Timed Power on Reset Circuit for Low Voltage Applications
A 2VDD-Enabled Fully-Integrated Low-Dropout Regulator with Fast Transient Response.13 Shuangxing Zhao, Chenchang Zhan and Guigang Cai
Single charge-pump generating high positive and negative voltages driving common load 13 $Vikas\ Rana,\ Marco\ Pasotti\ and\ Fabio\ Desantis$
Methodologies for Layout Decomposition and Mask Optimization: A Systematic Review14 Yuzhe Ma, Xuan Zeng and Bei Yu

VLSI-SoC 2017 Table of Contents

Redundant Via Insertion in SADP Process with Cut Merging and Opitmization
Special session (Embedded Tutorial); Title: Memristive devices for computing: Beyond CMOS and Beyond von Neumann
A 86 nA and sub-1 V CMOS voltage reference without resistors and special devices 143 Yanhan Zeng, Xin Zhang and Hong-Zhou Tan
A Low-Offset Dynamic Comparator with Area-Efficient and Low-Power Offset Cancellation
$ \begin{array}{l} \Sigma - \Delta BasedForce - FeedbackCapacitiveMicro - machinedSensors: \\ Extending the Input Signal Range$
Analyzing the Behavior of FinFET SRAMs with Resistive Defects
Library Pruning and Sigma Corner Libraries for Power Efficient Variation Tolerant Processor Pipelines
Improving post-silicon error detection with topological selection of trace signals
Enabling Efficient System Design Using Vertical Nanowire Transistor Current Mode Logic 178 Joonseop Sim, Mohsen Imani, Yeseong Kim and Tajana Simunic Rosing
Defect-Aware Synthesis for Reconfigurable Single-Electron Transistor Arrays
A Wearable Neuro-Degenerative Diseases Detection System based on Gait Dynamics 190 Wala Saadeh, Muhammad Awais Bin Altaf and Saad Adnan Butt
A Low Power, Programmable Bias Inverter Quantizer (BIQ) Flash ADC
Low-Jitter Plain Vanilla CMOS CDR with Half-Rate Linear PD and Half Rate Frequency Detector
A Pulsed Decimal Technique for Single-channel, Dynamic Signaling for IoT Applications . 208 Shahzad Muzaffar and Ibrahim Elfadel
Template based synthesis for high performance computing
Synthesis of Multi-variate Stochastic Computing Circuits
Continuous Authentication of UAV Flight Command Data using Behaviometrics

VLSI-SoC	2017	Table of Content

A Multiple Valued Logic Approach for the Synthesis of Garbled Circuits	
Evolution of Logic Locking	
Muhammad Yasin and Ozgur Sinanoglu	