

2017 IEEE International Test Conference (ITC 2017)

**Forth Worth, Texas, USA
31 October – 2 November 2017**



**IEEE Catalog Number: CFP17ITC-POD
ISBN: 978-1-5386-3414-1**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17ITC-POD
ISBN (Print-On-Demand):	978-1-5386-3414-1
ISBN (Online):	978-1-5386-3413-4
ISSN:	1089-3539

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

LOW COST DYNAMIC ERROR DETECTION IN LINEARITY TESTING OF SAR ADCS.....	1
<i>Nimit Jain ; Nitin Agarwal ; Rajavelu Thinakaran ; Rubin Parekhji</i>	
CONCURRENT BUILT IN TEST AND TUNING OF BEAMFORMING MIMO SYSTEMS USING	
LEARNING ASSISTED PERFORMANCE OPTIMIZATION.....	9
<i>Sabyasachi Deyati ; Barry J. Muldrey ; Byunghoo Jung ; Abhijit Chatterjee</i>	
AN ON-CHIP ADC BIST SOLUTION AND THE BIST ENABLED CALIBRATION SCHEME	19
<i>Xiankun Jin ; Tao Chen ; Mayank Jain ; Arun Kumar Barman ; David Kramer ; Doug Garrity ; Randall Geiger ; Degang Chen</i>	
BUILT-IN SELF-TEST FOR STABILITY MEASUREMENT OF LOW DROPOUT REGULATOR.....	29
<i>Jae Woong Jeong ; Ender Yilmaz ; LeRoy Winemberg ; Sule Ozev</i>	
DIAGNOSING MULTIPLE FAULTY CHAINS WITH LOW PIN CONVOLUTION	
COMPRESSOR USING COMPRESSED PRODUCTION TEST SET.....	38
<i>Subhadip Kundu ; Kuldip Kumar ; Rishi Kumar ; Rohit Kapur</i>	
TEST REORDERING FOR IMPROVED SCAN CHAIN DIAGNOSIS USING AN ENHANCED	
DEFECT DIAGNOSIS PROCEDURE.....	45
<i>Srikanth Venkataraman ; Irith Pomeranz ; Shraddha Bodhe ; M. Enamul Amyeen</i>	
SYSTEMATIC DEFECT DETECTION METHODOLOGY FOR VOLUME DIAGNOSIS: A DATA	
MINING PERSPECTIVE.....	54
<i>Chuanhe Shan ; Pietro Babighian ; Yan Pan ; John Carulli ; Li-C. Wang</i>	
HIGH THROUGHPUT MULTIPLE DEVICE DIAGNOSIS SYSTEM.....	64
<i>Sameer Chillarige ; Anil Malik ; Sharjinder Singh ; Joe Swenton ; Krishna Chakravadhamula</i>	
FREQUENCY SCALED SEGMENTED (FSS) SCAN ARCHITECTURE FOR OPTIMIZED SCAN-	
SHIFT POWER AND FASTER TEST APPLICATION TIME.....	74
<i>W. Pradeep ; P. Narayanan ; R. Mittal ; N. Maheshwari ; N. Naresh</i>	
MAXIMIZING SCAN PIN AND BANDWIDTH UTILIZATION WITH A SCAN ROUTING	
FABRIC.....	84
<i>Yan Dong ; Grady Giles ; Guo Liang Li ; Jeff Rearick ; John Schulze ; James Wingfield ; Tim Wood</i>	
ON APPLYING SCAN BASED STRUCTURAL TEST FOR DESIGNS WITH DUAL-EDGE	
TRIGGERED FLIP-FLOPS.....	94
<i>Xijiang Lin</i>	
ANALYSIS AND MITIGATION OF IR-DROP INDUCED SCAN SHIFT-ERRORS	102
<i>Stefan Holst ; Eric Schneider ; Koshi Kawagoe ; Michael A. Kochte ; Kohei Miyase ; Hans-Joachim Wunderlich ; Seiji Kajihara ; Xiaoqing Wen</i>	
NON-INTRUSIVE DETECTION OF DEFECTS IN MIXED-SIGNAL INTEGRATED CIRCUITS	
USING LIGHT ACTIVATION.....	110
<i>Baris Esen ; Anthony Coyette ; Nektar Xama ; Wim Dobbelaere ; Ronny Vanhooren ; Georges Gielen</i>	
ACCURATE ADC TESTING WITH SIGNIFICANTLY RELAXED INSTRUMENTATION	
INCLUDING LARGE CUMULATIVE JITTER.....	117
<i>Li Xu ; Yuming Zhuang ; Rajavelu Thinakaran ; Kenneth M. Butler ; Degang Chen</i>	
A JITTER SEPARATION AND BER ESTIMATION METHOD FOR ASYMMETRIC TOTAL	
JITTER DISTRIBUTIONS	127
<i>Masahiro Ishida ; Kiyotaka Ichiyama</i>	
DFM-AWARE FAULT MODEL AND ATPG FOR INTRA-CELL AND INTER-CELL DEFECTS	136
<i>Arani Sinha ; Sujay Pandey ; Ayush Singhal ; Alodeep Sanyal ; Alan Schmaltz</i>	
LAYOUT-AWARE 2-STEP WINDOW-BASED PATTERN REORDERING FOR FAST	
BRIDGE/OPEN TEST GENERATION	146
<i>Masayuki Arai ; Shingo Inuyama ; Kazuhiko Iwasaki</i>	
SELECTING TARGET BRIDGING FAULTS FOR UNIFORM CIRCUIT COVERAGE.....	154
<i>Irith Pomeranz</i>	
HARDWARE TROJAN DETECTION THROUGH INFORMATION FLOW SECURITY	
VERIFICATION	161
<i>Adib Nahiyani ; Mehdi Sadi ; Rahul Vittal ; Gustavo Contreras ; Domenic Forte ; Mark Tehranipoor</i>	
RUN-TIME HARDWARE TROJAN DETECTION USING PERFORMANCE COUNTERS	171
<i>Rana Elnaggar ; Krishnendu Chakrabarty ; Mehdi B. Tahoori</i>	
THWARTING ANALOG IC PIRACY VIA COMBINATIONAL LOCKING	181
<i>Jiafan Wang ; Congyin Shi ; Adriana Sanabria-Borbon ; Edgar Sánchez-Sinencio ; Jiang Hu</i>	

CROSS-LAYER REFRESH MITIGATION FOR EFFICIENT AND RELIABLE DRAM SYSTEMS: A COMPARATIVE STUDY	191
<i>Xiaoan Ding ; Xi Liang ; Yanjing Li</i>	
IMPROVEMENT OF THE TOLERATED RAW BIT ERROR RATE IN NAND FLASH-BASED SSDS WITH THE HELP OF EMBEDDED STATISTICS.....	201
<i>Valentin Gherman ; Emna Farjallah ; Jean-Marc Armani ; Marcelino Seif ; Luigi Dilillo</i>	
ANALYTICAL TEST OF 3D INTEGRATED CIRCUITS	210
<i>Raphael Robertazzi ; Micheal Scheurman ; Matt Wordeman ; Shurong Tian ; Christy Tyberg</i>	
USE MODELS FOR EXTENDING IEEE 1687 TO ANALOG TEST	220
<i>Peter Sarson ; Jeff Rearick</i>	
SINGLE-PIN TEST CONTROL FOR BIG A, LITTLE D DEVICES	228
<i>Michael Laisne ; Hans Martin von Staudt ; Sourabh Bhalerao ; Mark Eason</i>	
MARGINAL PCB ASSEMBLY DEFECT DETECTION ON DDR3/4 MEMORY BUS	238
<i>Sergei Odintsov ; Artur Jutman ; Sergei Devadze</i>	
KERNEL BASED CLUSTERING FOR QUALITY IMPROVEMENT AND EXCURSION DETECTION	248
<i>Nik Sumikawa ; Matt Nero ; Li-C. Wang</i>	
EXPLOITING PATH DELAY TEST GENERATION TO DEVELOP BETTER TDF TESTS FOR SMALL DELAY DEFECTS	258
<i>Ankush Srivastava ; Adit D Singh ; Virendra Singh ; Kewal K Saluja</i>	
POSTT: PATH-ORIENTED STATIC TEST COMPACTION FOR TRANSITION FAULTS IN SCAN CIRCUITS.....	268
<i>Irith Pomeranz</i>	
INCREASING IJTAG BANDWIDTH AND MANAGING SECURITY THROUGH PARALLEL LOCKING-SIBS.....	276
<i>Saurabh Gupta ; Al Crouch ; Jennifer Dworak ; Daniel Engels</i>	
ADVANCING TEST COMPRESSION TO THE PHYSICAL DIMENSION	286
<i>Krishna Chakravadhanula ; Vivek Chickermane ; Paul Cunningham ; Brian Foutz ; Dale Meehl ; Louis Milano ; Christos Papameletis ; David Scott ; Steev Wilcox</i>	
FULL-SCAN LBIST WITH CAPTURE-PER-CYCLE HYBRID TEST POINTS.....	296
<i>Sylwester Milewski ; Nilanjan Mukherjee ; Janusz Rajski ; Jędrzej Solecki ; Jerzy Tyszer ; Justyna Zawada</i>	
SOFTWARE-BASED ONLINE SELF-TESTING OF NETWORK-ON-CHIP USING BOUNDED MODEL CHECKING	305
<i>Ying Zhang ; Krishnendu Chakrabarty ; Huawei Li ; Jianhui Jiang</i>	
RTL FUNCTIONAL TEST GENERATION USING FACTORED CONCOLIC EXECUTION	315
<i>Sonal Pinto ; Michael S. Hsiao</i>	
MODELING TRANS-THRESHOLD CORRELATIONS FOR REDUCING FUNCTIONAL TEST TIME IN ULTRA-LOW POWER SYSTEMS.....	325
<i>Christopher J Lukas ; Farah B. Yahya ; Benton H. Calhoun</i>	
AUTOMATED DIE INKING: A PATTERN RECOGNITION-BASED APPROACH	335
<i>Constantinos Xanthopoulos ; Peter Sarson ; Heinz Reiter ; Yiorgos Makris</i>	
FRONT-END LAYOUT REFLECTION FOR TEST CHIP DESIGN	341
<i>Zeye Liu ; Phillip Fynan ; R. D. Blanton</i>	
COGNITIVE APPROACH TO SUPPORT DYNAMIC AGING COMPENSATION.....	351
<i>S. Mhira ; V. Huard ; A. Benhassain ; F. Cacho ; D. Meyer ; S. Naudet ; A. Jain ; C. Parthasarathy ; A. Bravaix</i>	
CHANGEPOINT-BASED ANOMALY DETECTION IN A CORE ROUTER SYSTEM	358
<i>Shi Jin ; Zhaobo Zhang ; Krishnendu Chakrabarty ; Xinli Gu</i>	
SYMBOL-BASED HEALTH-STATUS ANALYSIS IN A CORE ROUTER SYSTEM	368
<i>Shi Jin ; Zhaobo Zhang ; Krishnendu Chakrabarty ; Xinli Gu</i>	
SAFETY ANALYSIS FOR INTEGRATED CIRCUITS IN THE CONTEXT OF HYBRID SYSTEMS	378
<i>V. Prasanth ; Rubin Parekhji ; Bharadwaj Amrutur</i>	
ADVANCED FUNCTIONAL SAFETY MECHANISMS FOR EMBEDDED MEMORIES AND IPS IN AUTOMOTIVE SOCS	388
<i>T. Kogan ; Y. Abotbol ; G. Boschi ; G. Harutyunyan ; I. Kroul ; H. Shaheen ; Y. Zorian</i>	
SOME CONSIDERATIONS ON CHOOSING AN OUTLIER METHOD FOR AUTOMOTIVE PRODUCT LINES	394
<i>Li-C. Wang ; Sebastian Siatkowski ; Chuanhe Shan ; Matthew Nero ; Nikolas Sumikawa ; LeRoy Winemberg</i>	
DEMYSTIFYING AUTOMOTIVE SAFETY AND SECURITY FOR SEMICONDUCTOR DEVELOPER	404
<i>V. Prasanth ; David Foley ; Srivaths Ravi</i>	
AN EFFECTIVE FUNCTIONAL SAFETY SOLUTION FOR AUTOMOTIVE SYSTEMS-ON-CHIP.....	414
<i>G. Tshagharyan ; G. Harutyunyan ; Y. Zorian</i>	

HIGHLY RELIABLE AND LOW-COST SYMBIOTIC IOT DEVICES AND SYSTEMS	424
<i>Bing-Yang Lin ; Hsin-Wei Hung ; Shu-Mei Tseng ; Chi Chen ; Cheng-Wen Wu</i>	
A RUN-PAUSE-RESUME SILICON DEBUG TECHNIQUE WITH CYCLE GRANULARITY FOR MULTIPLE CLOCK DOMAIN SYSTEMS	434
<i>Shuo-Lian Hong ; Kuen-Jong Lee</i>	
FAULT SIMULATION ACCELERATION FOR TRAX DICTIONARY CONSTRUCTION USING GPUS	444
<i>Matthew Beckler ; R. D. Blanton</i>	
A/MS BENCHMARK CIRCUITS FOR COMPARING FAULT SIMULATION, DFT, AND TEST GENERATION METHODS.....	453
<i>Stephen Sunter ; Peter Sarson</i>	
FAULT TOLERANT ELECTRONIC SYSTEM DESIGN	460
<i>Boyang Du ; Luca Sterpone</i>	
ACCURATE AND ROBUST SPECTRAL TESTING WITH RELAXED INSTRUMENTATION REQUIREMENTS	466
<i>Yuming Zhuang ; Degang Chen</i>	
DESIGN-FOR-TEST AND TEST TIME OPTIMIZATION FOR 3D SOCS.....	476
<i>Surajit Kumar Roy ; Chandan Giri</i>	
Author Index	