

2017 IEEE Asian Solid-State Circuits Conference (A-SSCC 2017)

**Seoul, South Korea
6-8 November 2017**



IEEE Catalog Number: CFP17SSC-POD
ISBN: 978-1-5386-3179-9

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17SSC-POD
ISBN (Print-On-Demand):	978-1-5386-3179-9
ISBN (Online):	978-1-5386-3178-2

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents



Session 1

PLENARY SPEECH

P1-1 Technology Trends and Challenges in the Development of Future Automobiles

Dr. Joseph Yoon

Senior Vice President, Head of Vehicle Component Tech. Center, LG Electronics, Korea ----- N/A

P1-2 The Development of China's IC Industry - Its influence on global semiconductor community

Dr. Prof. Shaojun Wei

Dean of the Dept. of Micro- and Nano-Electronics, Tsinghua University, China

Vice president, China Semiconductor Industry Association, China ----- N/A

Session 2

Low-Power Programmable SoCs and Embedded Memories

S2-1 (2027) A Programmable RFSoC in 16nm FinFET Technology for Wideband Communications

Brendan Farley, Christophe Erdmann, Bruno Vaz, John McGrath, Edward Cullen, Bob Verbruggen, Roberto Pelliconi, Daire Breathnach, Peng Lim, Ali Boumaalif, Patrick Lynch, Conrado Mesadri, David Melinn, Kwee Peng Yap, and Liam Madden

Xilinx Ireland, Ireland ----- 1

S2-2 (2166) A Reconfigurable Analog Baseband Transformer for Multistandard Applications in 14nm FinFET CMOS

Jongmi Lee, Jongwoo Lee, Chilun Lo, Jaehoon Lee, In-Young Lee, Byungki Han, Seunghyun Oh, and Thomas Cho

Samsung Electronics, Korea ----- 5

S2-3 (2136) A 1.4Mb 40-nm embedded ReRAM macro with 0.07um² bit cell, 2.7mA/100MHz low-power read and hybrid write verify for high endurance application

Chia-Fu Lee, Hon-Jarn Lin, Chiu-Wang Lien, Yu-Der Chih, and Jonathan Chang

Taiwan Semiconductor Manufacturing Company, Taiwan ----- 9

S2-4 (2045) A Dynamic Power Reduction in Synchronous 2RW 8T Dual-Port SRAM by Adjusting Wordline Pulse Timing with Same/Different Row Access Mode

Yoshisato Yokoyama, Yuichiro Ishii, Haruyuki Okuda, and Koji Nii

Renesas Electronics Corporation, Japan ----- 13

S2-5 (2067)	14nm Broadwell Xeon® Processor family: Design methodologies and optimizations	
	Mahesh K Kumashikar, Shridhar G Bendi, Srikanth Nimmagadda, Anup J Deka, and Anil Agarwal	
	<i>Intel Corporation, India</i>	17

Session 3

Circuits and Systems for Sensing and Security

S3-1 (2107)	A Dual-Axis MEMS Vibratory Gyroscope ASIC with 0.0061°/s/√Hz Noise Floor over 480 Hz Bandwidth	
	Zhichao Tan, Khiem Nguyen, Jeff Yan, Howard Samuels, Shane Keating, Paul Crocker, and Bill Clark	
	<i>Analog Devices, Inc., USA</i>	21

S3-2 (2141)	Chaos, Deterministic Non-Periodic Flow, for Chip-Package-Board Interactive PUF	
--------------------	---	--

	Noriyuki Miura, Masanori Takahashi, Kazuki Nagatomo, and Makoto Nagata	
	<i>Kobe University, Japan</i>	25

S3-3 (2089)	A 93μW 11Mbps Wireless Vital Signs Monitoring SoC with 3-Lead ECG, Bio-Impedance, and Body Temperature	
--------------------	---	--

	Yuxuan Luo ¹ , Kok-Hin Teng ¹ , Yongfu Li ¹ , Wei Mao ¹ , Yong Lian ² , and Chun-Huat Heng ¹	
--	--	--

	¹ <i>National University of Singapore, Singapore</i>	
--	---	--

	² <i>York University, Canada</i>	29
--	---	----

S3-4 (2090)	A 16-Channel TDM Analog Front-end with Enhanced System CMRR for Wearable Dry EEG Recording	
--------------------	---	--

	Tao Tang ^{1,2} , Wang Ling Goh ¹ , Lei Yao ² , and Yuan Gao ²	
--	---	--

	¹ <i>Nanyang Technological University, Singapore</i>	
--	---	--

	² <i>A*STAR, Singapore</i>	33
--	---------------------------------------	----

S3-5 (2169)	An Area-Efficient Amplifier-Less Digitally-Controlled Li-Ion Battery Charger in 0.35-μm CMOS	
--------------------	---	--

	Sheng-Ying Lin and Tsung-Hsien Lin	
--	------------------------------------	--

	<i>National Taiwan University, Taiwan</i>	37
--	---	----

Session 4

Sensor Interface

S4-1 (2123)	A 0.5V BJT-Based CMOS Thermal Sensor in 10-nm FinFET Technology	
--------------------	--	--

	Da Shin Lin ¹ and Hao Ping Hong ²	
--	---	--

	¹ <i>MediaTek, Taiwan,</i>	
--	---------------------------------------	--

	² <i>MediaTek USA, USA</i>	41
--	---------------------------------------	----

S4-2 (2138)	An Ultra-low Power 169-nA 32.768-kHz Fractional-N PLL	
--------------------	--	--

	Chun-Yu Lin, Tun-Ju Wang, Tzu-Hsuan Liu, and Tsung-Hsien Lin	
--	--	--

	<i>National Taiwan University, Taiwan</i>	45
--	---	----

S4-3 (2062) **A 10kHz-BW 93.7dB-SNR Chopped $\Delta\Sigma$ ADC with 30V Input CM Range and 115dB CMRR at 10kHz**

Long Xu, Johan H. Huijsing, and Kofi A.A. Makinwa

Delft University of Technology, The Netherlands

49

S4-4 (2143) **An Energy-Efficient Self-Charged Crystal Oscillator with a Quadrature-Phase Shifter Technique**

Wei-Sung Chang, Dai-En Jhou, Yu-Hong Yang, and Tai-Cheng Lee

National Taiwan University, Taiwan

53

S4-5 (2209) **An Area-Efficient Capacitively-Coupled Sensor Readout Circuit with Current-Splitting OTA and FIR-DAC**

Chih-Chan Tu¹, Feng-Wen Lee^{1,2}, Han-Chun Chen¹, Yu-Kai Wang^{1,2}, and Tsung-Hsien Lin¹

¹National Taiwan University, Taiwan

²Mediatek, Taiwan

57

Session 5

Digital Building Blocks

S5-1 (2049) **25 fJ/bit, 5Mb/s, 0.3V True Random Number Generator With Capacitively-Coupled Chaos System and Dual-Edge Sampling Scheme**

Anh Tuan Do and Xin Liu

Institute of Microelectronics, Agency for Science, Technology and Research (A*STAR), Singapore

61

S5-2 (2142) **A 1.25pJ/bit 0.048mm² AES Core with DPA Resistance for IoT Devices**

Shengshuo Lu¹, Zhengya Zhang¹, and Marios Papaefthymiou^{1,2}

¹University of Michigan, USA

²University of California, USA

65

S5-3 (2218) **A 0.40 pJ/cycle 981 μm^2 Voltage Scalable Digital Frequency Generator for SoC Clocking**

Martin Cochet^{1,2}, Sylvain Clerc², Guénolé Lallement^{1,2}, Fady Abouzeid², Philippe Roche², and Jean-Luc Autran¹

¹Aix-Marseille University & CNRS, France

²STMicroelectronics, France

69

S5-4 (2188) **A 10-GHz Multi-purpose Reconfigurable Built-in Self-Test Circuit for High-Speed Links**

Myungguk Lee, Seungho Han, Jae-Yoon Sim, Hong-June Park, and Byungsub Kim

Pohang University of Science and Technology, Korea

73

Session 6

PAM-4 Receiver Techniques

S6-1 (2103) A 56Gbps PAM-4 Optical Receiver Front-end

Kuan-Lin Fu and Shen-luan Liu

National Taiwan University, Taiwan ----- 77

S6-2 (2129) A Low-Power PAM4 Receiver Using 1/4-Rate Sampling Decoder with Adaptive Variable-Gain Rectification

Guang Zhu¹, Quan Pan², John Zhuang³, Charlie Zhi³, and C. Patrick Yue¹

¹The Hong Kong University of Science and Technology, Hong Kong

²Etopus, USA

³Brite Semiconductor, China ----- 81

S6-3 (2050) A 82 mW 28 Gb/s PAM-4 Digital Sequence Decoder with built-in Error correction in 28nm FDSOI

Masum Hossain¹, Aurangozeb¹, AKM Delwar Hossain¹, and Maruf Mohammad²

¹University of Alberta, Canada

²Qualcomm Atheros, USA ----- 85

S6-4 (2226) A 51Gb/s, 320mW, PAM4 CDR with Baud-Rate Sampling for High-Speed Optical Interconnects

Nan Qi^{1,2}, Yuhang Kang³, Qipeng Lin³, Jianxu Ma⁴, Jingbo Shi², Bozhi Yin², Chang Liu², Rui Bai⁴, Shang Hu², Juncheng Wang², Jiangbing Du⁵, Lin Ma⁵, Zuyuan He⁵, Ming Liu³, Feng Zhang³, and Patrick Yin Chiang^{2,6}

¹Institute of Semiconductors, Chinese Academy of Sciences, Beijing, China

²Fudan University, China

³Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China

⁴PhotonIC Technologies, China

⁵Shanghai Jiao Tong University, China

⁶Oregon State University, USA ----- 89

Session 7

Building Blocks for Frequency Synthesizers

S7-1 (2052) A 15-μW, 103-fs step, 5-bit Capacitor-DAC-based Constant-Slope Digital-to-Time Converter in 28nm CMOS

Peng Chen¹, Feifei Zhang¹, Zhirui Zong², Hao Zheng¹, Teerachot Siriburanon¹, and Robert Bogdan Staszewski¹

¹University College Dublin, Ireland

²Delft University of Technology, the Netherlands ----- 93

S7-2 (2047) A 173–200 GHz Quadrature Voltage-Controlled Oscillator in 130 nm SiGe BiCMOS

Paul Stärke, Vincent Rieß, Corrado Carta, and Frank Ellinger

Technischen Universität Dresden, Germany ----- 97

S7-3 (2025)	A 67 GHz Dual Injection Quadrature VCO with -182.9 dBc/Hz FOM in 90-nm CMOS Cuei-Ling Hsieh, Hong-Shen Chen, Hou-Ru Pan, and Jenny Yi-Chun Liu <i>National Tsing Hua University, Taiwan</i>	101
--------------------	--	-----

S7-4 (2174)	A 350-mV 2.4-GHz Quadrature Oscillator with Nearly Instantaneous Start-Up Using Series LC Tanks Yue Chen ¹ , Masoud Babaie ¹ , and Robert Bogdan Staszewski ^{1,2} ¹ <i>Delft University of Technology, The Netherlands</i> ² <i>University College Dublin, Ireland</i>	105
--------------------	---	-----

S7-5 (2046)	On-Chip Spur and Phase Noise Cancellation Techniques Yi-An Li ¹ , Monte Mar ² , Borivoje Nikolić ¹ , and Ali M. Niknejad ¹ ¹ <i>Berkeley Wireless Research Center (BWRC), University of California, USA</i> ² <i>The Boeing Company, USA</i>	109
--------------------	--	-----

Session 8

Panel Discussion

Future of Memory System and Technology

Session 9

Plenary Speech

P9-1	Robots, IoT, and AI for Smarter Manufacturing Dr. Shinsuke Sakakibara <i>Executive Director & Chief Technical Advisor, Robot Business Division, Fanuc Corporation, Japan</i>	N/A
-------------	---	-----

P9-2	Riding the Wave from Digital Consumer to Ubiquitous Intelligent Devices: Trends and Opportunities of IC Design Dr. Kou-Hung Lawrence Loh <i>Corporate Senior Vice President, MediaTek Inc. President, MediaTek USA Inc, USA</i>	N/A
-------------	--	-----

Session 10

Power management

S10-1 (2057)	A Single-Inductor Triple-Input-Triple-Output (SITITO) Energy Harvesting Interface with Cycle-by-Cycle Source Tracking and Adaptive Peak-Inductor-Current Control Chi-Wei Liu, Ming-Jie Chung, Hui-Hsuan Lee, Pei-Chun Liao, and Po-Hung Chen <i>National Chiao Tung University, Taiwan</i>	113
---------------------	---	-----

- S10-2 (2060)** An 88% Efficiency MPPT for PV Energy Harvesting System with Novel Switch Width Modulation for Output Power 100nW to 0.3mW
Karim Rawy, Taegeun Yoo, and Tony T. Kim
Nanyang Technological University, Singapore ----- 117

- S10-3 (2122)** A DVS-Based Burst Mode with Automatic Entrance Point Control Technique in DC-DC Boost Converter for Wearable Devices and IoT Applications
Chiao-Hung Cheng¹, Li-Chi Lin¹, Jian-He Lin¹, Ke-Horng Chen¹, Ying-Hsi Lin², Jian-Ru Lin², and Tsung-Yen Tsai²
¹*National Chiao Tung University, Taiwan*
²*Realtek Semiconductor Corp., Taiwan* ----- 121

- S10-4 (2086)** A Wide Load and Voltage Range Switched-Capacitor DC-DC Converter with Load-Dependent Configurability for DVS Implementation in Miniature Sensors
Hassan Saif, Yongmin Lee, Minsun Kim, Hyonji Lee, Muhammad Bilawal Khan, and Yoonmyung Lee
Sungkyunkwan University, Korea ----- 125

- S10-5 (2180)** A High Efficiency and Fast Transient Digital Low-Dropout Assisted Switched-Capacitor Converter for EMI-Free Internet of Everything (IoE) Systems
Shao-Qi Chen¹, Yen-Ting Lin¹, Yu-Sheng Ma¹, Wen-Hau Yang¹, Ke-Horng Chen¹, Ying-Hsi Lin², Jian-Ru Lin², and Tsung-Yen Tsai²
¹*National Chiao Tung University, Taiwan*
²*Realtek Semiconductor Corporation, Taiwan* ----- 129

Session 11

Advanced Imaging System

- S11-1 (2043)** A CMOS Time of Flight (TOF) Depth Image Sensor with In-Pixel Background Cancellation and Sensitivity Improvement Using Phase Shifting Readout Technique
Ting Liao, Nien-An Lee, and Chih-Cheng Hsieh
National Tsing Hua University, Taiwan ----- 133

- S11-2 (2110)** An Element-Matched Band-Pass Delta-Sigma ADC for Ultrasound Imaging
Michele D'Urbino^{1,3}, Chao Chen¹, Zhao Chen¹, Zu-Yao Chang¹, Jacco Ponte², Boris Lippe², and Michiel Pertijs¹
¹*Delft University of Technology, The Netherlands*
²*Oldelft Ultrasound, The Netherlands*
³*Caelest CVBA, Belgium* ----- 137

- S11-3 (2190)** A 12.1mW, 60dB SNR, 8-Channel Beamforming Embedded SAR ADC for Ultrasound Imaging Systems
Taehoon Kim and Suhwan Kim
Seoul National University, Korea ----- 141

- S11-4 (2207)** A 2.79-mW 0.5%-THD CMOS Current Driver IC for Portable Electrical Impedance Tomography System
Jaeeun Jang¹, Minseo Kim¹, Joonsung Bae², and Hoi-Jun Yoo¹
¹Korea Advanced Institute of Science and Technology (KAIST), Korea
²Kangwon National University, Korea ----- 145
- S11-5 (2186)** 0.5 and 1.5 THz Monolithic Imagers in a 65 nm CMOS Adopting a VCO-Based Signal Processing
Suna Kim, Kyoung-Yong Choi, Dae-Woong Park, Joo-Myoung Kim, Seok-Kyun Han, and Sang-Gug Lee
Korea Advanced Institute of Science and Technology (KAIST), Korea ----- 149

Session 12

Memory System

- S12-1 (2009)** Dual-Loop 2-step ZQ Calibration for Dedicated Power Supply Voltage in LPDDR4 SDRAM
Chang-Kyo Lee, Junha Lee, Ki-Ho Kim, Jin-Seok Heo, Gil-Hoon Cha, Jin-Hyeok Baek, Dae-Sik Moon, Yoon-Joo Eom, Tae-Sung Kim, Hyunyoon Cho, Younghoon Son, Seonghwan Kim, Jong-Wook Park, Sewon Eom, Si-Hyeong Cho, Young-Ryeol Choi, Seungseob Lee, Kyoung-Soo Ha, Youngseok Kim, Bo-Tak Lim, Dae-Hee Jung, Eungsung Seo, Kyoung-Ho Kim, Yoon-Gyu Song, Youn-Sik Park, Tae-Young Oh, Seung-Jun Bae, In-Dal Song, Seok-Hun Hyun, Joon-Young Park, Hyuck-Joon Kwon, Young-Soo Sohn, Jung-Hwan Choi, Kwang-II Park, and Seong-Jin Jang
Samsung Electronics, Korea ----- 153
- S12-2 (2224)** MLC/3LC NAND Flash SSD Cache with Asymmetric Error Reduction Huffman Coding for Tiered Hierarchical Storage
Hikaru Watanabe, Yoshiaki Deguchi, and Ken Takeuchi
Chuo University, Japan ----- 157
- S12-3 (2175)** Word-line Batch V_{TH} Modulation of TLC NAND Flash Memories for Both Write-Hot and Cold Data
Yoshiaki Deguchi and Ken Takeuchi
Chuo University, Japan ----- 161
- S12-4 (2065)** A 16kb Column-based Split Cell-VSS, Data-Aware Write-Assisted 9T Ultra-Low Voltage SRAM with Enhanced Read Sensing Margin in 28nm FDSOI
M. Sultan M. Siddiqui, Zhao Chuan Lee, and Tony Tae-Hyoung Kim
Nanyang Technological University, Singapore ----- 165
- S12-5 (2204)** An Energy-optimized (37840, 34320) Symmetric BC-BCH Decoder for Healthy Mobile Storages
Seokha Hwang¹, Jaehwan Jung², Daesung Kim³, Jeongseok Ha², In-Cheol Park², and Youngjoo Lee⁴
¹Kwangwoon University, Korea
²Korea Advanced Institute of Science and Technology (KAIST), Korea
³SK Hynix, Korea
⁴Pohang University of Science and Technology (POSTECH), Korea ----- 169

S12-6 (2178) A 130nm 1Mb HfO_x Embedded RRAM Macro Using Self-Adaptive Peripheral Circuit System Techniques for 1.6X Work Temperature Range

Feng Zhang¹, Dongyu Fan^{1,2}, Yuan Duan¹, Jin Li¹, Cong Fang¹, Yun Li¹, Xiaowei Han³, Lan Dai², Chengying Chen¹, Jinshun Bi¹, Ming Liu¹, and Meng-Fan Chang⁴

¹*Institute of Microelectronics Chinese Academy of Sciences, China*

²*North China University of Technology, China*

³*Xi'an UnilC Semiconductors Co., Ltd., China*

⁴*National Tsing Hua University, Taiwan* ----- 173

Session 13

Wireless Receivers and Transmitters

S13-1 (2076) A Reconfigurable Dual-Band WiFi/BT Combo Transceiver with Integrated 2G/BT SP3T, LNA/PA Achieving Concurrent Receiving and Wide Dynamic Range Transmitting in 40nm CMOS

Meng-Hsiung Hung, Yi-Shing Shih, Chin-Fu Li, Wei-Kai Hong, Ming-Yeh Hsu, Chih-Hao Chen, Yu-Lun Chen, Chun-Wei Lin, and Yuan-Hung Chung

MediaTek Inc, Taiwan ----- 177

S13-2 (2195) A High-Speed DDFS MMIC with Frequency, Phase and Amplitude Modulations in 65nm CMOS

Abdel Martinez Alonso, Masaya Miyahara, and Akira Matsuzawa

Tokyo Institute of Technology, Japan ----- 181

S13-3 (2160) A -121dBm Sensitivity, 2.8μJ/bit Rx, 8.8μJ/bit Tx, Narrowband transceiver for ARIB STD and IoT

M. Kumarasamy Raja, Zhao Bin, Yan Dan Lei, Zhang Hongbao, Lim Wei Yi, and Chemmanda John Leo

*A*STAR (Agency for Science, Technology and Research), Singapore* ----- 185

S13-4 (2121) Detection of 3.0 THz wave with a detector in 65 nm standard CMOS process

Tong Fang, Zhao-yang Liu, Li-yuan Liu, Yuan-yuan Li, Jun-qi Liu, Jian Liu, and Nan-jian Wu

University of Chinese Academy of Sciences, China ----- 189

S13-5 (2217) A 0.6-V 200-kbps 429-MHz Ultra-low-power FSK Transceiver in 90-nm CMOS

Chun-Yuan Chiu, Zhen-Cheng Zhang, and Tsung-Hsien Lin

National Taiwan University, Taiwan ----- 193

Session 14

Energy-efficient & Variation resilient Digital Circuits

S14-1 (2028) An 82% Energy-Saving Change-Sensing Flip-Flop in 40nm CMOS for Ultra-Low Power Applications

Van Loi Le^{1,2}, Juhui Li², Alan Chang², and Tony T. Kim¹

¹*Nanyang Technological University, Singapore*

²*NXP Semiconductors, Singapore* ----- 197

S14-2 (2150) **NBTI/PBTI separated BTI monitor with 4.2x Sensitivity by Standard Cell Based Unbalanced Ring Oscillator**
Mitsuhiko Igarashi, Yoshio Takazawa, Yasumasa Tsukamoto, Kan Takeuchi, and Koji Shibutani
Renesas Electronics Corporation, Japan ----- 201

S14-3 (2034) **A 0.44V-1.1V 9-Transistor Transition-Detector and Half-Path Error Detection Technique for Low Power Applications**
Xinchao Shang, Weiwei Shan, Longxing Shi, Xing Wan, and Jun Yang
Southeast University, China ----- 205

S14-4 (2155) **HTD: A Light-Weight Holosymmetrical Transition Detector Based In-situ Timing Monitoring Technique for Wide-Voltage-Range in 40nm CMOS**
Wentao Dai, Weiwei Shan, Xinning Liu, and Jun Yang
Southeast University, China ----- 209

Session 15

Nyquist-rate ADCs

S15-1 (2133) **A 0.5V 12-bit SAR ADC using Adaptive Time-Domain Comparator with Noise Optimization**
Chen-Che Kao, Sung-En Hsieh, and Chih-Cheng Hsieh
National Tsing Hua University, Taiwan ----- 213

S15-2 (2203) **Range Pre-selection Sampling technique to reduce input drive energy for SAR ADCs**
Harijot Singh Bindra¹, Joeri Lechevallier¹, Anne-Johan Annema¹, Simon Louwsma², Ed van Tuijl^{1,2}, and Bram Nauta¹
¹*University of Twente, The Netherlands*
²*Teledyne DALSA, The Netherlands* ----- 217

S15-3 (2064) **A 5-bit 2 GS/s Binary-Search ADC with Charge-Steering Comparators**
U-Fat Chio, Sai-Weng Sin¹, Seng-Pan U^{1,2}, Franco Maloberti³, and R. P. Martins^{1,4}
¹*University of Macau, Macao, China*
²*Synopsys Macau Ltd., Macao, China*
³*University of Pavia, Italy*
⁴*Instituto Superior Técnico/Universidade de Lisboa, Portugal* ----- 221

S15-4 (2083) **A 13-bit 160MS/s Pipelined Subranging-SAR ADC with Low-Offset Dynamic Comparator**
Weitao Li, Fule Li, Jia Liu, Hongyu Li, and Zhihua Wang
Tsinghua University, China ----- 225

S15-5 (2114) **A 1.5fJ/Conv-step 10b 100kS/s SAR ADC with Gain-Boosted Dynamic Comparator**
Xiyuan Tang, Long Chen, Jeonggoo Song, and Nan Sun
The University of Texas at Austin, USA ----- 229

Session 16

Machine Learning and Recognition SoCs

S16-1 (2137) A 2.56mm² 718GOPS Configurable Spiking Convolutional Sparse Coding Processor in 40nm CMOS

Chester Liu, Sung-Gun Cho, and Zhengya Zhang

University of Michigan, USA

233

S16-2 (2206) A 21mW Low-power Recurrent Neural Network Accelerator with Quantization Tables for Embedded Deep Learning Applications

Jinmook Lee, Dongjoo Shin, and Hoi-Jun Yoo

Korea Advanced Institute of Science and Technology (KAIST), Korea

237

S16-3 (2015) EQSCALE: Energy-Quality Scalable Feature Extraction Engine for Sub-mW Real-time Video Processing with 0.55 mm² Area in 40nm CMOS

Anastacia B. Alvarez², Gopalakrishnan Ponnusamy¹, and Massimo Alioto¹

¹*National University of Singapore, Singapore*

²*University of the Philippines, Philippines*

241

S16-4 (2227) A Self-Powered Always-On Vision-based Wake-up Detector for Wearable Gesture User Interfaces

Suhwan Cho, Seongrim Choi, Junsik Woo, Ara Kim, and Byeong-Gyu Nam

Chungnam National University, Korea

245

Session 17

Advanced Wireline Clock Generators and Transmitters

S17-1 (2094) A 18-to-23 GHz -253.5dB-FoM Sub-Harmonically Injection-Locked ADPLL with ILFD Aided Adaptive Injection Timing Alignment Technique

Zhao Zhang, Jincheng Yang, Liyuan Liu, Peng Feng, Jian Liu, and Nanjian Wu

University of Chinese Academy of Sciences, China

249

S17-2 (2115) A 1.5-GHz Sub-Sampling Fractional-N PLL for Spread-Spectrum Clock Generator in 0.18- μ m CMOS

Chun-Yu Lin, Tun-Ju Wang, and Tsung-Hsien Lin

National Taiwan University, Taiwan

253

S17-3 (2191) A 2.1Gbps 12-Channel Transmitter with Phase Emphasis Embedded Serializer for UHD Intra-panel Interface

Jihwan Park, Joo-Hyung Chae, Yong-Un Jeong, Jae-Whan Lee, and Suhwan Kim

Seoul National University, Korea

257

S17-4 (2099) A Low-Power Dual-Mode 20-Gb/s NRZ and 28-Gb/s PAM-4 Voltage-Mode Transmitter

Hae-Woong Yang¹, Ashkan Roshan-Zamir¹, Young-Hoon Song², and Samuel Palermo¹

¹*Texas A&M University, USA*

²*NXP Semiconductor, USA*

261

Session 18

Analog Techniques

- S18-1 (2117) Subthreshold Voltage Reference With Nwell/Psub Diode Leakage Compensation for Low-Power High-Temperature Systems**

Inhee Lee, Dennis Sylvester, and David Blaauw

University of Michigan, USA

265

- S18-2 (2192) A Smart-Offset Analog LDO with 0.3V Minimum Input Voltage and 99.1% Current Efficiency**

Saurabh Chaubey and Ramesh Harjani

University of Minnesota, USA

269

- S18-3 (2151) A 762- μ W 16.3-ps Resolution Digital Pulse Width Modulator Using Zooming Phase-Interpolator**

Masanobu Tsuji

ROHM Co., Ltd., Japan

273

- S18-4 (2157) Fully-Integrated AMLED Micro Display System With a Hybrid Voltage Regulator**

Junmin Jiang, Liusheng Sun, Xu Zhang, Shing Hin Yuen, Xianbo Li, Wing-Hung Ki, C. Patrick Yue, and Kei May Lau

The Hong Kong University of Science and Technology, Hong Kong ----- 277

- S18-5 (2197) A Low-Voltage Low-Offset Dual Strong-Arm Latch Comparator**

Aikaterini Papadopoulou¹, Vladimir Milovanović², and Borivoje Nikolić¹

¹*University of California at Berkeley, USA*

²*University of Kragujevac, Serbia*

281

Session 19

High-resolution ADCs

- S19-1 (2032) A 5.35 mW 10 MHz Bandwidth CT Third-Order $\Delta\Sigma$ Modulator with Single Opamp**

Achieving 79.6/84.5 dB SNDR/DR in 65 nm CMOS

Wei Wang¹, Yan Zhu¹, Chi-Hang Chan¹, Seng-Pan U^{1,2}, and Rui Paulo Martins^{1,3}

¹*University of Macau, China*

²*Synopsys Macau Ltd., China*

³*Instituto Superior Técnico/Universidade de Lisboa, Portugal*

285

- S19-2 (2120) A 72.9-dB SNDR 20-MHz BW 2-2 Discrete-Time Sturdy MASH Delta-Sigma Modulator Using Source-Follower-Based Integrators**

Yong-Sik Kwak, Kang-Il Cho, Ho-Jin Kim, Seung-Hoon Lee, and Gil-Cho Ahn

Sogang University, Korea

289

- S19-3 (2042)** A Compact 87.1-dB DR Bandwidth-Scalable Delta-Sigma Modulator Based on Dynamic Gain-Bandwidth-Boosting Inverter for Audio Applications
Young-Ha Hwang, Jun-Eun Park, and Deog-Kyoong Jeong
Seoul National University, Korea ----- 293

- S19-4 (2176)** A 172dB-FoM Pipelined SAR ADC Using a Regenerative Amplifier with Self-Timed Gain Control and Mixed-Signal Background Calibration
Miguel Gandara¹, Paridhi Gulati², and Nan Sun¹
¹*The University of Texas at Austin, USA*
²*Analog Devices, Inc., USA* ----- 297

Session 20

IPs for Emerging Applications

- S20-1 (2016)** A Fully-Synthesizable C-Element Based PUF Featuring Temperature Variation Compensation with Native 2.8% BER, 1.02fJ/b at 0.8-1.0V in 40nm
Sachin Taneja, Anastacia Alvarez, Gopalakrishnan Sadagopan, and Massimo Alioto
National University of Singapore, Singapore ----- 301

- S20-2 (2202)** A 0.37mm² LTE/Wi-Fi Compatible, Memory-Based, Runtime-Reconfigurable 2ⁿ3^m5^k FFT Accelerator Integrated with a RISC-V Core in 16nm FinFET
Angie Wang, Brian Richards, Palmer Dabbelt, Howard Mao, Stevo Bailey, Jaeduk Han, Eric Chang, James Dunn, Elad Alon, and Borivoje Nikolic
University of California, USA ----- 305

- S20-3 (2200)** A 65nm 376nA 0.4V Linear Classifier Using Time-Based Matrix-Multiplying ADC with Non-Linearity Aware Training
Anvesha A and Arijit Raychowdhury
Georgia Institute of Technology, USA ----- 309

- S20-4 (2167)** A 1GHz Fault Tolerant Processor with Dynamic Lockstep and Self-recovering Cache for ADAS SoC Complying with ISO26262 in Automotive Electronics
Jinho Han^{1,2}, Youngsu Kwon¹, Yong Cheol Peter Cho¹, and Hoi-Jun Yoo²
¹*Electronics and Telecommunications Research Institute(ETRI), Korea*
²*Korea Advanced Institute of Science and Technology(KAIST), Korea* ----- 313

Session 21

High-performance RF Frequency-generation Techniques

- S21-1 (2194)** A 77-GHz Mixed-Mode FMCW Signal Generator Based on Bang-Bang Phase Detector
Jianfu Lin¹, Zheng Song¹, Nan Qi², Woogeun Rhee¹, and Baoyong Chi¹
¹*Tsinghua University, China*
²*Chinese Academy of Sciences, China* ----- 317

S21-2 (2125) A 7GHz-Bandwidth 31.5 GHz FMCW-PLL with Novel Twin-VCOs Structure in 65nm CMOS
Shunli Ma, Jili Sheng, Ning Li, and Junyan Ren
Fudan University, China ----- 321

S21-3 (2071) A -245 dB FOM 48 fs rms jitter semi-digital PLL with intrinsic temperature compensation in 130 nm CMOS
J. Anders¹, S. Bader¹, M. Dietl², P. Sareen², G. Rombach², S. Tambouris², and M. Ortmanns¹
¹*University of Ulm, Germany*
²*Texas Instruments Germany, Germany* ----- 325

S21-4 (2080) An Ultra-Low Phase Noise All-Digital Multi-Frequency Generator Using Injection-Locked DCOs and Time-Interleaved Calibration
Suneui Park, Heein Yoon, and Jaehyouk Choi
Ulsan national Institute of Science and Technology(UNIST), Korea ----- 329