# 2017 Silicon Nanoelectronics Workshop (SNW 2017)

Kyoto, Japan 4-5 June 2017



IEEE Catalog Number: CFP17SNW-POD ISBN: 978-1-5386-4638-0

### **Copyright © 2017, Japan Society of Applied Physics (JSAP) All Rights Reserved**

\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

CFP17SNW-POD IEEE Catalog Number: ISBN (Print-On-Demand): 978-1-5386-4638-0 ISBN (Online): 978-4-86348-647-8

ISSN: 2161-4636

#### Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax:

(845) 758-2633 curran@proceedings.com E-mail: Web: www.proceedings.com



## **2017 Silicon Nanoelectronics Workshop**

June 4 – 5, 2017 Rihga Royal Hotel Kyoto, Kyoto, Japan

## **Table of contents**

## **Sunday, June 4, 2017**

8:30

**Opening remarks** 

Kazuhiko Endo, AIST

Sessio	n 1: P	lenary and tunnel devices	
8:40	1-1	[Plenary] Integrated III-V Nanoelectronic Devices on Si	1
		Heike Riel	
		IBM Research, Switzerland	
9:10	1-2	The Guideline on Designing Face-tunneling FET for Large-scale-device	3
		Applications in IoT	
		E. R. Hsieh <sup>1</sup> , J. W. Lee <sup>2</sup> , M. H. Lee <sup>2</sup> , and Steve S. Chung <sup>1</sup>	
		<sup>1</sup> Department of Electronics Engineering & Institute of Electronics,	
		National Chiao Tung University, <sup>2</sup> Institute of Electro-Optical Science	
		and Technology, National Taiwan Normal University	
9:30	1-3	Co-dopants induced Tunnel-Current Enhancement and Their	5
		Interaction in Silicon Nano Tunnel diode	
		Manoharan Muruganathan <sup>1</sup> , Daniel Moraru <sup>2</sup> , Michiharu Tabe <sup>2</sup> , Hiroshi	
		Mizuta <sup>1</sup>	
		<sup>1</sup> School of Materials Science, Japan Advanced Institute of Science and	
		Technology, <sup>2</sup> Research Institute of Electronics, Shizuoka University	
9:50	1-4	Negative Capacitance Tunnel FETs: Experimental Demonstration of	7
		Outstanding Simultaneous Boosting of On-current,	
		Transconductance, Overdrive, and Swing	
		A. Saeidi <sup>1</sup> , F. Jazaeri <sup>2</sup> , I. Stolichnov <sup>1</sup> , G. V. Luong <sup>3</sup> , Q. T. Zhao <sup>3</sup> , S. Mantl <sup>3</sup> ,	
		and Adrian M. Ionescu <sup>1</sup>	
		<sup>1</sup> Nanoelectronic Devices Laboratory, EPFL, <sup>2</sup> Integrated Circuits	
		Laboratory, EPFL, <sup>3</sup> Peter Grünberg Institut 9 (PGI-9)	

10:10	1-5	A Study on W Vacancy Defect in Mono-layer Transition-Metal Dichalcogenide (TMD) TFETs through Systematic Ab initio Calculations  Jixuan Wu <sup>1, 2</sup> , Zhiqiang Fan <sup>2</sup> , Jiezhi Chen <sup>1</sup> , Xiangwei Jiang <sup>2</sup> <sup>1</sup> School of Information Science and Engineering, Shandong University, 2 Institute of Semiconductors, Chinese Academy of Sciences	9
10:30		Break	
Sessio	n 2: N	Modeling and characterization of advanced devices	
10:50	2-1	High Performance Ge pMOSFETs with Simultaneous Mobility ~412cm²/V-s, EOT ~0.5 nm, I <sub>ON</sub> /I <sub>OFF</sub> ~10 <sup>5</sup> , Gate Leakage ~10 <sup>-4</sup> A/cm² by Modulating Interfacial Layer using Oxygen Deficient HfO <sub>x</sub> Shih-Han Yi, Jiayi Huang, Chia-Wei Hsu, Tzung-Yu Wu, Dun-Bao Ruan and Kuei-Shu Chang-Liao Department of Engineering and System Science, National Tsing Hua	11
11:10	2-2	University  Carrier-Separated Equivalent Circuit Modeling for Steep  Subthreshold Slope PN-Body Tied SOI FET  Daiki Ueda, Kiyoshi Takeuchi, Masaharu Kobayashi, and Toshiro  Hiramoto	13
11:30	2-3	Institute of Industrial Science, The University of Tokyo Investigations on Dynamic Characteristics of Ferroelectric HfO <sub>2</sub> Based on Multi-Domain Interaction Model Kyungmin Jang, Nozomu Ueyama, Masaharu Kobayashi, and Toshiro Hiramoto	15
11:50	2-4	Institute of Industrial Science, The University of Tokyo  Coincident Increment of Ferroelectricity and Leakage Current  Emerged in Metal-Composition-Controlled Hf-Zr-O system  Shinji Migita <sup>1</sup> , Hiroyuki Ota <sup>1</sup> , Hiroyuki Yamada <sup>1</sup> , Akihito Sawa <sup>1</sup> , and Akira Toriumi <sup>2</sup> <sup>1</sup> AIST, <sup>2</sup> The University of Tokyo	
12:10	2-5	Uniformity Improvement of SiNx-based Resistive Switching Memory by Suppressed Internal Overshoot Current  Min-Hwi Kim <sup>1</sup> , Sungjun Kim <sup>1</sup> , Suhyun Bang <sup>1</sup> , Tae-Hyeon Kim <sup>1</sup> , Dong Keun Lee <sup>1</sup> , Seongjae Cho <sup>2</sup> , Jong-Ho Lee <sup>1</sup> , and Byung-Gook Park <sup>1</sup> <sup>1</sup> Inter-University Semiconductor Research Center (ISRC) and the Department of Electrical and Computer Engineering, <sup>2</sup> Department of Electronic Engineering, Gachon University	19

Sessio	n 3: P	hysics of atomistic devices	
14:00	3-1	[Invited] Ultimate Single Electronics with Silicon Nanowire MOSFETs	21
		Akira Fujiwara, Katsuhiko Nishiguchi, Gento Yamahata, and Kensaku	
		Chida	
		NTT Basic Research Laboratories	
14:30	3-2	Electron Spin Relaxation of Single Phosphorus Donors and Donor	23
		Clusters in Atomically Engineered Silicon Devices	
		Bent Weber <sup>1,2</sup> , Yu-Ling Hsueh <sup>2</sup> , Thomas F. Watson <sup>1</sup> , Ruoyu Li, <sup>4</sup>	
		Alexander R. Hamilton <sup>4</sup> , Lloyd C. L. Hollenberg <sup>5</sup> , Rajib Rahman <sup>3</sup> , and	
		Michelle Y. Simmons <sup>2</sup>	
		<sup>1</sup> Centre for Quantum Computation and Communication Technology,	
		School of Physics, The University of New South Wales, <sup>2</sup> School of	
		Physics & Astronomy, Monash University, <sup>3</sup> Network for Computational	
		Nanotechnology, Purdue University, <sup>4</sup> School of Physics, The University	
		of New South Wales, <sup>5</sup> Center for Quantum, Computation and	
		Communication Technology, School of Physics, University of Melbourne	
14:50	3-3	Probing the Impact of Donor Quantum Dots with High-Bias Stability	25
		Diagrams in Selectively-Doped Si Nanoscale Transistors	
		A. Afiff <sup>1,3</sup> , A. Samanta <sup>2</sup> , T. Hasan <sup>1</sup> , A. Udhiarto <sup>3</sup> , D. Hartanto <sup>3</sup> , H.	
		Sudibyo <sup>3</sup> , M. Tabe <sup>1</sup> and D. Moraru <sup>1</sup>	
		<sup>1</sup> Research Institute of Electronics, Shizuoka University, <sup>2</sup> Indian Institute	
		of Technology (IIT), <sup>3</sup> Faculty of Engineering, Universitas Indonesia	
15:10	3-4	Inter-band Tunneling Mechanisms via Dopant-induced Energy States	27
		G. Prabhudesai <sup>1</sup> , G. Greeshma <sup>1</sup> , M. Shibuya <sup>1</sup> , M. Manoharan <sup>2</sup> , H.	
		Mizuta <sup>2</sup> , M. Tabe <sup>1</sup> , and D. Moraru <sup>1</sup>	
		<sup>1</sup> Research Institute of Electronics, Shizuoka University, <sup>2</sup> School of	
		Materials Science, Japan Advanced Institute of Science and Technology	
15:30	3-5	Sensitive Detection of Holes Generated by Impact Ionization in	29
		Silicon	
		H. Firdaus <sup>1</sup> , M. Hori <sup>1</sup> , Y. Takahashi <sup>2</sup> , A. Fujiwara <sup>3</sup> , Y. Ono <sup>1</sup>	
		<sup>1</sup> Research Institute of Electronics, Shizuoka University, <sup>2</sup> Graduate	
		School of Information Science and Technology, Hokkaido University,	
		<sup>3</sup> NTT Basic Research Laboratories	
15:50		Break	

16:00	4-1	Suppressed Fin-LER Induced Variability in Negative Capacitance	31
		FinFETs	
		Ho-Pei Lee and Pin Su	
		Department of Electronics Engineering & Institute of Electronics,	
		National Chiao Tung University	
16:20	4-2	Characteristics Variability of Gate-All-Around Polycrystalline Silicon	33
		Nanowire Transistors with Width of 10nm Scale	
		Ki-Hyun Jang <sup>1</sup> , Takuya Saraya <sup>1</sup> , Masaharu Kobayashi <sup>1</sup> , Naomi	
		Sawamoto <sup>2</sup> and Atsushi Ogura <sup>2</sup> , Toshiro Hiramoto <sup>1</sup>	
		<sup>1</sup> Institute of Industrial Science, The University of Tokyo, <sup>2</sup> School of	
		Science and Technology, Meiji University	
Sessic	on 5: F	Posters	
16:50-	18:30		
16:50		Poster introductions (1 min each)	
	5-1	Theoretical Analysis of Quasi-ballistic Hole Transport in Ge and Si	35
		Nanowires Focusing on Energy Relaxation Process	
		Hajime Tanaka, Jun Suda, and Tsunenobu Kimoto	
		Department of Electronic Science and Engineering, Kyoto University	
	5-2	Impacts of Diameter and Ge content Variation on the Performance of	37
		Si <sub>1-x</sub> Gex p-Channel Gate-All-Around Nanowire Transistors	
		Xianle Zhang, Xiaoyan Liu, Longxiang Yin, Gang Du	
		Institute of Microelectronics, Peking University	
	5-3	Improvement of Dual-k spacer for Nanowire-FETs considering Circuit	39
		Delay and Electricstatic Controllability	
		Hyungwoo Ko <sup>1</sup> , Jongsu Kim <sup>1</sup> , Dokyun Son <sup>1</sup> , Myounggon Kang <sup>2</sup> , and	
		Hyungcheol Shin <sup>1</sup>	
		<sup>1</sup> Inter-university Semiconductor Research Center (ISRC) and School of	
		Electrical Engineering and Computer Science, Seoul National	
		University, <sup>2</sup> Department of Electronics Engineering, Korea National	

5-4	Analysis on Self Heating Effects in Nanowire FET Considering	41
	Effective Thermal Conductivity of BEOL	
	Hyunsuk Kim <sup>1</sup> , Dokyun Son <sup>1</sup> , Ilho Myoung <sup>1</sup> , Myounggon Kang <sup>2</sup> , and	
	Hyungcheol Shin <sup>1</sup>	
	<sup>1</sup> Department of Electrical Engineering and Computer Science, Seoul	
	National University, <sup>2</sup> Department of Electronics Engineering, Korea	
	National University of Transportation	
5-5	Analysis on Extension region in Nanowire FET Considering RC Delay	43
	and Electrical Characteristics	
	Jongsu Kim <sup>1</sup> , Changbeom Woo <sup>1</sup> , and Myounggon Kang <sup>2</sup> , and	
	Hyungcheol Shin <sup>1</sup>	
	<sup>1</sup> Inter-university Semiconductor Research Center (ISRC) and	
	Department of Electrical and Computer Engineering, Seoul National	
	University, <sup>2</sup> Department of Electronics Engineering, Korea National	
	University of Transportation	
5-6	Study on Random Telegraph Noise of Gate-All-Around Poly-Si	45
	Junctionless Nanowire Transistors	
	Chen-Chen Yang, Kang-Ping Peng, Yung-Chen Chen, Horng-Chih Lin,	
	and Pei-Wen Li	
	Department of Electronics Engineering and Institute of Electronics,	
	National Chiao Tung University	
5-7	Improved Electrical Characteristics and Reliability of Multi-Stacking	47
	PNPN Junctionless Transistors Using Channel Depletion Effect	
	Ming-Huei Lin <sup>1</sup> , Yi-Jia Shih <sup>1</sup> , Chien Liu <sup>2</sup> , Yu-Chien Chiu <sup>1</sup> , Chia-Chi Fan <sup>1</sup> ,	
	Guan-Lin Liou <sup>3</sup> , Chun-Hu Cheng <sup>3</sup> , and Chun-Yen Chang <sup>1</sup>	
	<sup>1</sup> Dept. of Electronics Engineering & <sup>2</sup> Dept. of Electro-physics, National	
	Chiao Tung University, <sup>3</sup> Dept. of Mechatronic Engineering, National	
	Taiwan Normal University	
5-8	A Novel Vertical Tunnel FET of Band-to-Band Tunneling Aligned with	49
	Gate Electric Field with Averaged SS of 28 mV/decade	
	Pao-Chuan Shih <sup>1</sup> , Hsien-Chih Huang <sup>1</sup> , Chien-An Wang <sup>2</sup> , and Jiun-Yun Li <sup>1,2,3</sup>	
	<sup>1</sup> Graduate Institute of Electronics Engineering, National Taiwan	
	University, <sup>2</sup> Department of Electrical Engineering, National Taiwan	
	University, <sup>3</sup> National Nano Device Laboratories	

5-9	Impact of Device Design Parameters on V <sub>DSAT</sub> and Analog	51
	Performance of TFETs	
	Abhishek Acharya, Sudeb Dasgupta and Bulusu Anand	
	Microelectronics and VLSI Group, Indian Institute of Technology	
	Roorkee	
5-10	Dopant-Segregated Metal Source Tunnel Field-Effect Transistors with	53
	Schottky Barrier and Band-to-Band Tunneling	
	Chun-Hsing Shih <sup>1</sup> , Ting-Shiuan Kang <sup>1,2</sup> , Yu-Hsuan Chen <sup>1,2</sup> , Hung-Jin	
	Teng <sup>1</sup> , and Nguyen Dang Chien <sup>3</sup>	
	<sup>1</sup> Department of Electrical Engineering, National Chi Nan University,	
	<sup>2</sup> Institute of Electronics Engineering, National Tsing Hua University,	
	<sup>3</sup> Faculty of Physics, University of Dalat	
5-11	Fabrication of Nano-Wedge Resistive Switching Memory and	55
	Analysis on Its Switching Characteristics	
	Dong Keun Lee, Sungjun Kim, Min-Hwi Kim, Suhyun Bang, Tae-Hyeon	
	Kim, and Byung-Gook Park	
	Inter-university Semiconductor Research Center (ISRC) and Department	
	of Electrical and Computer Engineering, Seoul National University	
5-12	Experimental Proof of Resonant Tunneling in MIIIS Devices Based on	57
	Ultra-Thin High-k Oxides and Intrinsic Quantum Well Formation	
	Joel Molina Reyes <sup>1</sup> , Hector Manuel Uribe Vargas <sup>1</sup>	
	<sup>1</sup> National Institute for Astrophysics, Optics and Electronics	
5-13	Possibility of Si Resonant Plasma-Wave Transistor as THz detector	59
	Jong Yul Park <sup>1</sup> , and Sung-Ho Kim, and Kyung Rok Kim	
	<sup>1</sup> Electrical Engineering, Ulsan National Institute of Science and	
	Technology	
5-14	Analysis of Metal gate Work-Function Variation for Vertical	61
	Nanoplate FET in 6-T SRAMs	
	Kyul Ko <sup>1</sup> , Dokyun Son <sup>1</sup> , Myounggon Kang <sup>2</sup> , and Hyungcheol Shin <sup>1</sup>	
	<sup>1</sup> Inter-university Semiconductor Research Center (ISRC) and	
	Department of Electrical and Computer Engineering, Seoul National	
	University, <sup>2</sup> Department of Electronics Engineering, Korea National	
	University of Transportation	

5-15	Analysis of Parasitic Capacitance and Performance in	63
	Gate-All-Around and Tri-Gate Channel Vertical FET	
	Youngsoo Seo <sup>1</sup> , Myounggon Kang <sup>2</sup> , and Hyungcheol Shin <sup>1</sup>	
	<sup>1</sup> Department of Electrical Engineering and Computer Science, Seoul	
	National University, <sup>2</sup> Department of Electronics Engineering, Korea	
	National University of Transportation	
5-16	Analysis of Self-Heating Effects in Vertical MOSFETs According to	65
	Device Geometry	
	Ilho Myeong <sup>1</sup> , Dokyun Son <sup>1</sup> , Hyunsuk Kim <sup>1</sup> , Myounggon Kang <sup>2</sup> and	
	Hyungcheol Shin <sup>1</sup>	
	<sup>1</sup> Inter-university Semiconductor Research Center (ISRC) and	
	Department of Electrical and Computer Engineering, Seoul National	
	University, <sup>2</sup> Department of Electronics Engineering, Korea National	
	University of Transportation	
5-17	In-depth analysis of self-heating effects in vertical nanoplate-shaped	67
	GAAFETS	
	Dokyun Son <sup>1</sup> , Ilho Myeong <sup>1</sup> , Hyunsuk Kim <sup>1</sup> , Myounggon Kang <sup>2</sup> and	
	Hyungcheol Shin <sup>1</sup>	
	<sup>1</sup> Inter-university Semiconductor Research Center (ISRC) and	
	Department of Electrical and Computer Engineering, Seoul National	
	University, <sup>2</sup> Department of Electronics Engineering, Korea National	
	University of Transportation	
5-18	Analysis of RC Delay for High Performance in LFET and VFET	69
	Changbeom Woo <sup>1</sup> , Jongsu Kim <sup>1</sup> , and Myounggon Kang <sup>2</sup> , and	
	Hyungcheol Shin <sup>1</sup>	
	<sup>1</sup> Inter-university Semiconductor Research Center (ISRC) and	
	Department of Electrical and Computer Engineering, Seoul National	
	University, <sup>2</sup> Department of Electronics Engineering, Korea National	
	University of Transportation	
5-19	Gated-Thyristor DRAM Cell with Pillar Channel Structure	71
	Hyungjin Kim, Min-Woo Kwon, Myung-Hyun Baek, Sungmin Hwang,	
	Sihyun Kim, Taejin Jang, Jeong-Jun Lee, Hyun-Min Kim, Kitae Lee, and	
	Byung-Gook Park	
	Inter-University Semiconductor Research Center and Department of	
	Electrical and Computer Engineering, Seoul National University	

5-20	Parameter Calibration of Drift-Diffusion Model in Quasi-Ballisitc	73
	Transport Region with Monte Carlo Method	
	Lei Shen, Shaoyan Di, Longxiang Yin, Xiaoyan Liu and Gang Du	
	Institute of Microelectronics, Peking University	
5-21	Performance Assessment of a Graphene-Based Ballistic Switch	75
	Design	
	Shamik Das and Nicolas S. Arango	
	Emerging Technologies Department, The MITRE Corporation	
5-22	A Boosted Common Source Line Program Scheme in Channel Stacked	77
	NAND Flash Memory with Layer Selection by Multilevel Operation	
	Do-Bin Kim, Dae Woong Kwon, Seunghyun Kim, Sang-Ho Lee and	
	Byung-Gook Park	
	Inter-university Semiconductor Research Center (ISRC) and the	
	Department of Electrical and Computer Engineering, Seoul National	
	University	
5-23	Effects of Nitride Trap Layer Properties on Location of Charge	79
	Centroid in Charge-Trap Flash Memory	
	Seunghyun Kim <sup>1</sup> , Do-Bin Kim <sup>1</sup> , Eunseon Yu <sup>2</sup> , Sang-Ho Lee <sup>1</sup> , Seongjae	
	Cho <sup>2</sup> , and Byung-Gook Park <sup>1</sup>	
	<sup>1</sup> Inter-university Semiconductor Research Center (ISRC) and	
	Department of Electrical and Computer Engineering, Seoul National	
	University, <sup>2</sup> Department of Electronics Engineering, Gachon University	
5-24	Investigation on the RRAM Overshoot Current Suppression with	81
	Circuit Simulation	
	Suyun Bang, Sungjun Kim, Min-Hwi Kim, Tae-Hyeon Kim, Dong Keun	
	Lee, and Byung-Gook Park	
	Inter-university Semiconductor Research Center (ISRC) and Department	
	of Electrical Engineering and ComputerEngineering, Seoul National	
	University	
5-25	A New Operation Scheme to Obtain 3-bit Capacity per Cell in HfO <sub>2</sub>	83
	Based RRAM with High Uniformity	
	Dongbin Zhu, Xiangxiang Ding, Peng Huang, Zheng Zhou, Xiaolu Ma,	
	Lifeng Liu, Jinfeng Kang, Xing Zhang	
	Institute of Microelectronics, Peking University	

Evaluation of Multilevel Memory Capability of Rekalvi Using 1a <sub>2</sub> O <sub>5</sub>	85
Insulator and Different Electrode Materials	
Yuanlin Li <sup>1</sup> , Reon Katsumura <sup>1</sup> , Mika Kristian Grö nroos <sup>1</sup> , Atsushi	
Tsurumaki-Fukuchi <sup>1</sup> , Masashi Arita <sup>1</sup> , Hideyuki Andoh <sup>2</sup> , Takashi Morie <sup>2</sup> ,	
and Yasuo Takahashi <sup>1</sup>	
<sup>1</sup> Graduate School of Information Science and Technology, Hokkaido	
University, <sup>2</sup> Graduate School of Life Science and Systems Engineering,	
Kyushu Institute of Technology	
Characterization of Resistive Switching Memory Devices with Tunnel	87
Barrier	
Sungjun Kim <sup>1</sup> , Min-Hwi Kim <sup>1</sup> , Tae-Hyeon Kim <sup>1</sup> , Suhyun Bang <sup>1</sup> , Dong	
keun Lee <sup>1</sup> , Yao-Feng Chang <sup>2</sup> , and Byung-Gook Park <sup>1</sup>	
<sup>1</sup> Department of Electrical and Computer Engineering, Inter-University	
Semiconductor Research Center (ISRC), Seoul National University,	
<sup>2</sup> Microelectronics Research Center, The University of Texas at Austin	
Analysis of Two Divided Component of NBTI Framework using TCAD	89
Simulation	
Hyungcheol Shin <sup>1</sup>	
<sup>1</sup> Inter-university Semiconductor Research Center (ISRC) and	
Department of Electrical and Computer Engineering, Seoul National	
University, <sup>2</sup> Department of Electronics Engineering, Korea National	
University of Transportation	
Comparison of Parasitic Components between LFET and VFET using	91
3D TCAD	
•	
University of Transportation	
	Yuanlin Li <sup>1</sup> , Reon Katsumura <sup>1</sup> , Mika Kristian Grö nroos <sup>1</sup> , Atsushi Tsurumaki-Fukuchi <sup>1</sup> , Masashi Arita <sup>1</sup> , Hideyuki Andoh <sup>2</sup> , Takashi Morie <sup>2</sup> , and Yasuo Takahashi <sup>1</sup> <sup>1</sup> Graduate School of Information Science and Technology, Hokkaido University, <sup>2</sup> Graduate School of Life Science and Systems Engineering, Kyushu Institute of Technology  Characterization of Resistive Switching Memory Devices with Tunnel Barrier  Sungjun Kim <sup>1</sup> , Min-Hwi Kim <sup>1</sup> , Tae-Hyeon Kim <sup>1</sup> , Suhyun Bang <sup>1</sup> , Dong keun Lee <sup>1</sup> , Yao-Feng Chang <sup>2</sup> , and Byung-Gook Park <sup>1</sup> <sup>1</sup> Department of Electrical and Computer Engineering, Inter-University Semiconductor Research Center (ISRC), Seoul National University, <sup>2</sup> Microelectronics Research Center, The University of Texas at Austin Analysis of Two Divided Component of NBTI Framework using TCAD Simulation  Shinkeun Kim <sup>1</sup> , Youngsoo Seo <sup>1</sup> , Dokyun Son <sup>1</sup> , Myounggon Kang <sup>2</sup> and Hyungcheol Shin <sup>1</sup> <sup>1</sup> Inter-university Semiconductor Research Center (ISRC) and Department of Electrical and Computer Engineering, Seoul National University, <sup>2</sup> Department of Electronics Engineering, Korea National University of Transportation  Comparison of Parasitic Components between LFET and VFET using 3D TCAD  Minsoo Kim <sup>1</sup> , Hyungwoo Ko <sup>1</sup> , Myounggon Kang <sup>2</sup> and Hyungcheol Shin <sup>1</sup> <sup>1</sup> Inter-university Semiconductor Research Center (ISRC) and Department of Electrical and Computer Engineering, Seoul National University, <sup>2</sup> Department of Electrical Engineering, Seoul National University, <sup>2</sup> Department of Electronics Engineering, Korea National University, <sup>2</sup> Department of Electronics Engineering, Korea National

5-30	Simulation Study on Temperature Dependence of MOSFET and	93
	TFET-based pH-sensitive ISFET	
	Sihyun Kim <sup>1</sup> , Dae Woong Kwon <sup>2</sup> , Ryoongbin Lee <sup>1</sup> , Dae Hwan Kim <sup>2</sup> , and	
	Byung-Gook Park <sup>1</sup>	
	<sup>1</sup> Inter-University Semiconductor Research Center (ISRC) and	
	Department of Electrical and Computer Engineering (ECE), Seoul	
	National University, <sup>2</sup> Department of Electrical Engineering and	
	Computer Sciences, University of California, Berkeley, <sup>3</sup> School of	
	Electrical Engineering, Kookmin University	
5-33	Undoped SiGe FETs With Metal-Insulator-Semiconductor Contacts	95
	Liang-Yu Chen, Yu-Feng Hsieh and Kuo-Hsing Kao	
	Department of Electrical Engineering of National Cheng Kung	
	University	
5-34	GeSn N-FinFETs and NiGeSn Contact Formation by Phosphorus	97
	Implant	
	Yen Chuang <sup>1</sup> , Hsien-Chih Huang <sup>1</sup> , and Jiun-Yun Li <sup>1,2</sup>	
	<sup>1</sup> Graduate Institute of Electronics Engineering, National Taiwan	
	University, <sup>2</sup> National Nano Device Laboratories	
5-35	Atom Probe Study of Erbium and Oxygen Co-Implanted Silicon	99
	Yasuo Shimizu <sup>1</sup> , Yuan Tu <sup>1</sup> , Ayman Abdelghafar <sup>2</sup> , Maasa Yano <sup>2</sup> , Yudai	
	Suzuki <sup>2</sup> , Takashi Tanii <sup>2</sup> , Takahiro Shinada <sup>3</sup> , Enrico Prati <sup>4</sup> , Michele	
	Celebrano <sup>5</sup> , Marco Finazzi <sup>5</sup> , Lavinia Ghirardini <sup>5</sup> , Koji Inoue , and	
	Yasuyoshi Nagai <sup>1</sup>	
	<sup>1</sup> The Oarai Center, Institute for Materials Research, Tohoku University,	
	<sup>2</sup> School of Science and Engineering, Waseda University, <sup>3</sup> Center for	
	Innovative Integrated Electronic Systems, Tohoku University, <sup>4</sup> Istituto di	
	Fotonica e Nanotecnologie, Consiglio Nazionale delle Ricerche,	
	<sup>5</sup> Dipartimento di Fisica, Politecnico di Milano	
5-36	Program/Erase Speed and Data Retention Trade-Off in Negative	101
	Capacitance Versatile Memory	
	Chia-Chi Fan <sup>1</sup> , Yu-Chien Chiu <sup>1</sup> , Chien Liu <sup>2</sup> , Guan-Lin Liou <sup>3</sup> , Wen-Wei	
	Lai <sup>1</sup> , Yi-Ru Chen <sup>1</sup> , Tun-Jen Chang <sup>1</sup> , Wan-Hsin Chen <sup>2</sup> , Chun-Hu Cheng <sup>3</sup> ,	
	and Chun-Yen Chang <sup>1</sup>	
	<sup>1</sup> Department of Electronics Engineering & <sup>2</sup> Department of	
	Electro-physics, National Chiao-Tung University, <sup>3</sup> Department of	
	Mechatronic Eng., National Taiwan Normal University	

5-37	Si-on-Insulator Grating Coupler Operating at 2 μm: Device Design,	103
	Fabrication, and Characterization	
	Shengqiang Xu <sup>1</sup> , Xin Guo <sup>2</sup> , Yuan Dong <sup>1</sup> , Wei Wang <sup>1</sup> , Hong Wang <sup>2</sup> , Xiao	
	Gong <sup>1</sup> , and Yee-Chia Yeo <sup>1</sup>	
	<sup>1</sup> Department of Electrical and Computer Engineering, National	
	University of Singapore, <sup>2</sup> School of Electrical and Electronic	
	Engineering, Nanyang Technological University	
5-38	Revisiting room-temperature 1.54 µm photoluminescence of ErOx	105
	centers in silicon at extremely low concentration	
	Enrico Prati <sup>1</sup> , Michele Celebrano <sup>2</sup> , Lavinia Ghirardini <sup>2</sup> , Paolo Biagioni <sup>2</sup> ,	
	Marco Finazzi <sup>2</sup> , Yasuo Shimizu <sup>3</sup> , Yuan Tu <sup>3</sup> , Koji Inoue <sup>3</sup> , Yasuyoshi	
	Nagai <sup>3</sup> , Takahiro Shinada <sup>4</sup> , Yuki Chiba <sup>5</sup> , Ayman Abdelghafar <sup>5</sup> , Maasa	
	Yano <sup>5</sup> , Takashi Tanii <sup>5</sup>	
	<sup>1</sup> Istituto di Fotonica e Nanotecnologie, Consiglio Nazionale delle	
	Ricerche, <sup>2</sup> Dipartimento di Fisica, Politecnico di Milano, <sup>3</sup> Institute for	
	Materials Research, Tohoku University, <sup>4</sup> Center for Innovative	
	Integrated Electronic Systems, Tohoku University, <sup>5</sup> School of Science	
	and Engineering, Waseda University	
5-39	Counter-intuitive Ge/Si/O interactions and Ge/Si symbiosis enable	107
	the creatation of new classes of exciting nanoelectronic and	
	nanophotonic devices	
	C. Y. Hsueh, T. L. Huang, K. P. Peng, M. H. Kuo, H. C. Lin, and Pei-Wen Li	
	Department of Electronic Engineering, National Chiao Tung University,	
5-40	Different Pixel Patterns of Si-Based Far Infrared Bolometers	109
	Feng-Renn Juang <sup>1</sup> , Wen-Kuan Yeh <sup>2</sup> , Wei-Chih Chen <sup>1</sup> and Ming-Feng	
	Chung <sup>1</sup>	
	<sup>1</sup> Department of Electrical Engineering, National Sun Yat-sen University,	
	<sup>2</sup> Department of Electrical Engineering, National University of	
	Kaohsiung	
5-41	Graphene Heat Spreaders for Thermal Management of HBTs	111
	Wei-Min Tu, and Hsien-Cheng Tseng,	
	Department of Electronic Engineering, Kun Shan University	
5-42	Implementation of Inhibitory operation in Neuromorphic System	113
	Jeong-Jun Lee, Min-Woo Kwon, Hyungjin Kim, Sungmin Hwang, and	
	Byung-Gook Park	
	Electrical and Computer engineering, Seoul National University	

5-43	Dual Gate Positive Feedback Field-Effect Transistor for Low Power				
	Analog Circuit				
	Min-Woo Kwon <sup>1</sup> , Sungmin Hwang <sup>1</sup> , Myung-Hyun Baek <sup>1</sup> , Seongjae Cho				
	<sup>2</sup> , and Byung-Gook Park <sup>1</sup>				
	<sup>1</sup> Inter-university Semiconductor Research Center (ISRC) and				
	Department of Electrical and Computer Engineering, Seoul National				
	University, <sup>2</sup> Department of Electronic Engineering, Gachon University				
5-44	A 0.9-GHz Fully Integrated 45% PAE Class-E Power Amplifier	117			
	Fabricated Using a 0.18-μm CMOS Process for LoRa Applications				
	Yu-Ting Tseng <sup>1</sup> and Jeng-Rern Yang <sup>2</sup>				
	<sup>1,2</sup> Department of Communications Engineering, Yuan Ze University				
5-45	Ethanol Gas Sensor with Nanotree Arrays by Hydrothermal Method	119			
	and Wet Etching				
	Feng-Renn Juang and Chia-Pin Hsaio				
	Department of Electrical Engineering, National Sun Yat-sen University				

# Monday, June 5, 2017

8:30	6-1	[Plenary] Harmonic innovatios in Semiconductor Devices and	121
		Computor Architectures toward Post "Moore-era"	
		Yoshihiro Hayashi	
		The system device roadmap commiitte of Japan (SDRJ), Home & MCU	
		Solutions Division, Renesas Electronics Corporation	
9:00	6-2	[Invited] More Moore: from device scaling to 3D integration and	123
		system-technology co-optimization	
		Nadine Collaert	
		IMEC	
9:30	6-3	Positive Bias Temperature Instability of Tunnel Thin-Film Transistor	125
		for Applications of System-on-Panel and Three-Dimension Integrated	
		Circuits	
		William Cheng-Yu Ma, Hui-Shun Hsu, Che-Yu Jao, Chih-Cheng Fang and	
		Tzu-Han Liao	
		Department of Electrical Engineering, National Sun Yat-sen University	
9:50	6-4	Very large photogain and high photorespone linearity of Ge-dot	127
		photoMOSFETs operating in accumulation-mode for monolithic Si	
		photonics	
		Ming-Hao Kuo <sup>1</sup> , B. J. Liu <sup>2</sup> , T. L. Huang <sup>2</sup> , H. C. Lin <sup>2</sup> , and Pei-Wen Li <sup>1,2</sup>	
		<sup>1</sup> Department of Electrical Engineering, National Central University,	
		<sup>2</sup> Department of Electronic Engineering, National Chiao Tung University	
10:10		Break	
Sessio	on 7: 2	2D materials and devices	
10:20	7-1	[Invited] 2D Nanoelectronics: From Graphene to Silicene and Beyond	129
		Deji Akinwande	
		University of Texas at Austin	
10:50	7-2	Graphene-ZnO:N Schottky junction based thin film transistor	131
		S. Heo, Y.J. Kim, C.H. Kim, S.K. Lee, H.J. Lee, H.J.Hwang, J. Noh, and B.H.Lee	
		Center for Emerging Electronic Devices and Systems, School of	
		Materials	

11:10	7-3	Physisorption doping induced multiple dots behavior in graphene	133
		nanoconstrictions	
		Takuya Iwasaki <sup>1</sup> , Zhongwang Wang <sup>1</sup> , Jamie Reynolds <sup>2</sup> , Manoharan	
		Muruganathan <sup>1</sup> , and Hiroshi Mizuta <sup>1</sup>	
		<sup>1</sup> School of Materials Science, Japan Advanced Institute of Science and	
		Technology, <sup>2</sup> Faculty of Physical Sciences and Engineering, Univ. of	
		Southampton	
11:30	7-4	Fermi level modulation at the interface of graphene and metal	135
		Y.J. Kim, H.J. Lee, K.E.Chang, C.Cho, S.K.Lee and B.H. Lee	
		Center for Emerging Electric Devices and Systems, School of Material	
		Science and Engineering, Gwangju Institute of Science and Technology	
11:50	7-5	Enhanced Asymmetry in Monolayer Graphene based Geometric	137
		Diodes	
		Vikram Passi <sup>1</sup> , Amit Gahoi <sup>1</sup> , Max C. Lemme <sup>1,2</sup>	
		<sup>1</sup> University of Siegen, School of Science and Technology, <sup>2</sup> RWTH	
		Aachen University	
12:10	7-6	BEOL compatible WS <sub>2</sub> transistors fully fabricated in a 300 mm pilot	139
		line	
		T. Schram, Q. Smets, M.H. Heyne, B. Groven, E. Kunnen, A. Thiam, K.	
		Devriendt, A. Delabie, D. Lin, D. Chiappe, I. Asselberghs, M. Lux, S.	
		Brus, C. Huyghebaert, S. Sayan, A. Juncker <sup>*</sup> , M. Caymax, I.P. Radu	
		IMEC, *COVENTOR	
12:30		Lunch	
Sessio	n 8: A	rchitectures for non-von Neumann computing	
13:45	8-1	[Invited] Harnessing Si CMOS Technology for Quantum Information	141
		L. Hutin <sup>1</sup> , B. Bertrand <sup>1</sup> , R. Maurand <sup>2</sup> , M. Urdampilleta <sup>3</sup> , B. Jadot <sup>3</sup> , H.	
		Bohuslavskyi <sup>1,2</sup> , L. Bourdet <sup>2</sup> , YM. Niquet <sup>2</sup> , X. Jehl <sup>2</sup> , S. Barraud <sup>1</sup> , C.	
		Bäuerle <sup>3</sup> , T. Meunier <sup>3</sup> , M. Sanquer <sup>2</sup> , S. De Franceschi <sup>2</sup> , M. Vinet <sup>1</sup>	
		<sup>1</sup> CEA, LETI, <sup>2</sup> CEA INAC-PHELIQS, <sup>3</sup> Institut Néel	
14:15	8-2	28nm Fully-Depleted SOI Technology: Cryogenic Control Electronics	143
		for Quantum Computing	
		H. Bohuslavskyi <sup>1,2</sup> , S. Barraud <sup>1</sup> , M. Cassé <sup>1</sup> , V. Barral <sup>1</sup> , B. Bertrand <sup>1</sup> , L.	
		Hutin <sup>1</sup> , F. Arnaud <sup>3</sup> , P. Galy <sup>3</sup> , M. Sanquer <sup>2</sup> , S. De Franceschi <sup>2</sup> , and M.	
		Vinet <sup>1</sup>	
		<sup>1</sup> CEA, LETI, <sup>2</sup> CEA, INAC-PHELIQS, <sup>3</sup> STMicroelectronics	

Science and Engineering, Gwangju Institute of Science and Technology

14:35	8-3	RRAM Based Convolutional Neural Networks for High Accuracy	145
		Pattern Recognition and Online Learning Tasks	
		Z. Dong, Z. Zhou, Z.F. Li, C. Liu, Y.N. Jiang, P. Huang, L.F. Liu, X.Y. Liu, J.F.	
		Kang	
		Institute of Microelectronics, Peking University	
14:55	8-4	RRAM-based Pattern Recognition System with Locally Inhibited	147
		Post-neurons	
		Zheng Zhou, Peng Huang, Yuning Jiang, Zhe Chen, Chen Liu, Lifeng Liu,	
		Xiaoyan Liu and Jinfeng Kang	
		Institute of Microelectronics, Peking University	
15:15	8-5	Investigation on the V <sub>dd</sub> Scaling Limit of Stochastic Computing	149
		Circuits based on FinFET Technology	
		Xiaobo Jiang, Runsheng Wang, Shaofeng Guo, Ru Huang	
		Institute of Microelectronics, Peking University	
15:35	8-6	Design of Majority Logic Gate for Single-Dopant Device	151
		Takahide Oya <sup>1</sup> and Takahiro Shinada <sup>2</sup>	
		<sup>1</sup> Graduate School of Engineering, Yokohama National University,	
		<sup>2</sup> Center for Innovative Integrated Electronics System, Tohoku University	
15:55		Break	

#### **Session 9: Panel Session**

16:10-17:40

Topics: Reinvent silicon device for next generation computing

Moderator: Masaharu Kobayashi, University of Tokyo

Panelists: Nadine Collaert, IMEC

Deji Akinwande, *University of Texas at Austin* Akira Fujiwara, *NTT Basic Research Laboratories* 

Louis Hutin, *LETI* Heike Riel, *IBM Zurich* 

17:40 Closing remarks