

2017 Fifth Berkeley Symposium on Energy Efficient Electronic Systems & Steep Transistors Workshop (E3S 2017)

**Berkeley, California, USA
19-20 October 2017**



**IEEE Catalog Number: CFP17E3S-POD
ISBN: 978-1-5386-3291-8**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

| | |
|-------------------------|-------------------|
| IEEE Catalog Number: | CFP17E3S-POD |
| ISBN (Print-On-Demand): | 978-1-5386-3291-8 |
| ISBN (Online): | 978-1-5386-3290-1 |

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com



2017 Fifth Berkeley Symposium on Energy Efficient Electronic Systems (E3S)

University of California, Berkeley
Berkeley, CA
October 19-20, 2017

Presentations

- 1 *Roadmap Evolution: From NTRS to ITRS, from ITRS 2.0 to IRDS*
Paolo Gargini (IRDS, USA) invited
- 104 *Sub-unity Body Factor: The Next CMOS and Beyond CMOS Technology Booster for Enhanced Energy Efficiency?*
A. Ionescu (Ecole Polytechnique Fédérale Lausanne, Switzerland) invited
- N/A *N3XT 3D Nanosystems for Energy-Efficient Abundant-Data Computing*
S. Mitra (Stanford University, USA) invited
- 90 *Standby-Power-Free Integrated Circuits Using MTJ-Based VLSI Computing for IoT Applications*
T. Hanyu (Tohoku University, Japan) invited
- N/A *Keynote Presentation: "Building a Platform for AI"*
A. Khosrowshahi (Intel Corporation, USA) invited keynote
- 107 *Memristive Boltzmann Machine: A Hardware Accelerator for Combinatorial Optimization and Deep Learning*
E. Ipek (University of Rochester, USA) and M. N. Bojnordi (University of Utah, USA) invited
- N/A *Advance of Steep Transistors*
A. Seabaugh (University of Notre Dame, USA) invited
- 40 *III-V/Ge-based Tunneling MOSFET*
S. Takagi, D. Ahn, T. Gotow, K. Nishi, T. Bae, T. Katoh, R. Matsumura, R. Takaguchi, K. Kato and M. Takenaka (University of Tokyo, Japan) invited
- 99 *Steep Switch with Hybrid Operation Mechanism for Performance Improvement*
R. Huang, Q. Huang, Y. Zhao, C. Chen, R. Jia, L. Guo and Y. Wang (Peking University, China) invited
- N/A *Modeling the Influence of Dielectric Interface Traps on I-V Characteristics of TFETs*
P. Asbeck and J. Ming (University of California, San Diego, USA)
- 143 *Deep Learning with Coherent Nanophotonic Circuits*
Y. Shen, N. C. Harris, D. Englund and M. Soljacic (Massachusetts Institute of Technology, USA) invited

- 79 *Use of Analog Spintronics Device in Performing Neuro-morphic Computing Functions*
S. Fukami, W. Borders, A. Kurenkov, C. Zhang, S. Dutttagupta and H. Ohno (Tohoku University, Japan) *invited*
- 35 *Designing an Analog Crossbar-based Neuromorphic Accelerator*
S. Agarwal, A. Hsia, R. Jacobs-Gedrim, D. R. Hughart, S. J. Plimpton, C. D. James and M. Marinella (Sandia National Laboratories, USA) *invited*
- 153 *An Ising Computing to Solve Combinatorial Optimization Problems*
M. Yamaoka (Hitachi Ltd., Japan) *invited*
- 110 *Technology Breakthrough by Ferroelectric HfO₂ for Ultralow Power Logic and Memory*
M. Kobayashi (University of Tokyo, Japan) *invited*
- 113 *NCFET: Opportunities & Challenges for Advanced Technology Nodes*
Z. Krivokapic, A. Aziz, D. Song, U. Rana, R. Galatage and S. Banna (GlobalFoundries, USA) *invited*
- N/A *Prospects for Ultrafast MRAM with <10 psec Write Latency*
J. Bokor (University of California, Berkeley, USA) *invited*
- 125 *Ultrafast MRAM Strategies for Cache Applications and Beyond*
L. Prejbeanu, A. Timopheev, R. Sousa, G. Gaudin and B. Dieny (SPINTEC, CEA Grenoble, France) *invited*
- 57 *Energy Efficiency in Adaptive Neural Circuits*
G. Cauwenberghs (University of California, San Diego, USA) *invited*
- 122 *Towards Low-Stiction Nanoelectromechanical Switches Using Self-Assembled Molecules*
F. Niroui, J. Patil, T. Swager, J. Lang and V. Bulovic (Massachusetts Institute of Technology, USA)
- N/A *Integration of Polysilicon-based Photonics in a 12-inch Wafer 65nm Bulk CMOS Process*
V. Stojanovic,¹ S. Moazeni,¹ A. Atabaki,² F. Pavanello,³ H. Gevorgyan,⁴ J. Notaros,² L. Alloatti,² M. Wade,⁵ C. Sun,⁵ S. Kruger,⁶ H. Meng,² K. Al Qubaisi,⁴ I. Wang,⁴ B. Zhang,⁴ A. Khilo,⁴ C. Baicco,⁶ M. Popovic,⁴ and R. Ram² (¹University of California, Berkeley, USA, ²Massachusetts Institute of Technology, USA, ³Ghent University-IMEC, Belgium, ⁴Boston University, USA, ⁵Ayar Labs, Inc., USA, ⁶SUNY Polytechnic Institute, USA)
- 76 *Large Spontaneous Emission Rate Enhancement in a Nanoscale III-V LED Coupled to an Optical Antenna*
S. Fortuna, C. Heidelberger, N. Andrade, K. Han, E. Fitzgerald, E. Yablonovitch and M. Wu (University of California, Berkeley and Massachusetts Institute of Technology, USA)
- 62 *Towards Sub-10 nm Diameter InGaAs Vertical Nanowire MOSFETs and TFETs*
J. del Alamo, X. Zhao, L. Wenjie and V. Alon (Massachusetts Institute of Technology, USA) *invited*
- N/A *III-V Nanowire TFETs: Performance, Statistics, and Band Edge Sharpness*
L.-E. Wernersson (Lund University, Sweden) *invited*

- 147 *Inherent Transmission Probability Limit Between Valence-band and Conduction-band States and Calibration of Tunnel-FET Parasitics*
A. Verhulst,¹ D. Verreck,¹ W. G. Vandenberghe,² Q. Smets,¹ M. Mohammed,^{1,3} J. Bizindavyi,^{1,3} M. M. Heyns,^{1,3} B. Soree,^{1,3,4} N. Collaert,¹ and A. Mocuta¹ (¹IMEC, Leuven, Belgium, ²Univ. of Texas at Dallas, USA, ³KU Leuven, Belgium, ⁴UAntwerp, Belgium) *invited*
- N/A *Graphene Nanoribbon Band Gap Engineering Through Orbitally Matched Dopant Atoms*
F. Fischer (University of California, Berkeley, USA)
- 38 *Auger Effect Limited Performance in Tunnel Field Effect Transistors*
S. Ahmed, Y. Tan, D. Truesdell and A. Ghosh (University of Virginia, USA)



Posters

- 52 *Calibration of the high-doping induced ballistic band-tails tunneling current with In_{0.53}Ga_{0.47}As Esaki diodes*
J. Bizindavyi, A. S. Verhulst, Q. Smets, D. Verreck, N. Collaert, A. Mocuta, B. Sorée and G. Groeseneken: University of Leuven, Belgium
- 87 *Performance Improvement of Heterojunction Double Gate Drain Overlapped TFET using Gaussian Doping*
S. Gupta, K. Nigam, S. Pandey, D. Sharma and P. Kondekar: Indian Institute of Information Technology, Design and Manufacturing, India
- 131 *Channel Engineered Tunnel FET for Reduced Ambipolar Nature*
D. Sharma, B. R. Raad and S. Tirkey: Indian Institute of Information Technology, Design and Manufacturing, India
- 85 *Single shot ultrafast all optical magnetization switching of ferromagnetic Co/Pt multilayers*
J. Gorchon, C.H. Lambert, Y. Yang, A. Pattabi, S. Salahuddin and J. Bokor: UC Berkeley, USA
- 82 *Examination of a new SiGe/Si heterostructure TFET concept based on vertical tunneling*
S. Glass, C. Schulte-Braucks, L. Kibkalo, U. Breuer, J.M. Hartmann, D. Buca, S. Mantl and Q.-T. Zhao: Peter Grünberg Institute, Germany
- N/A *Graphene Nanoribbon Band Gap Engineering Through Orbitally Matched Dopant Atoms*
R. Durr, D. Haberer, Y.-L. Lee, A. M. Kalayjian, R. Blackwell, T. Marangoni, S. Louie and F. Fischer: UC Berkeley, USA
- 116 *50 GHz Electro-optic Modulators with BaTiO₃ Epitaxial Thin Film Platform for Short Distance Optical Communications*
Z. Liu, P. Girouard, P. Chen, Y. K. Jeong, S. Ho and B. W. Wessels: Northwestern University, USA
- 32 *Simulations and comparisons of basic analog and digital circuit blocks employing Tunnel FETs and conventional FinFETs*
F. Settino, S. Strangio, M. Lanuzza, F. Crupi, P. Palestri and D. Esseni: Università della Calabria, Italy
- 73 *Fabrication and Simulation of Vertical Ge-based P-Channel Planar-Doped Barrier FETs with 40 nm Channel Length*
Y. Elogail, J. Schulze and I. Fischer: University of Stuttgart, Germany

- 128 *Graphene-Based Plasma Wave Interconnects for On-Chip Communication in the Terahertz Band*
S. Rakheja and K. Li: NYU, USA
- 96 *Sb- and Al- Free Ultra-High-Current Tunnel FET Designs*
J. Huang, P. Long, M. Povolotskyi, G. Klimeck and M. Rodwell: Purdue, USA
- 150 *Revisiting Piezoelectric FETs with Sub-Thermal Swing*
H. Wang, X.Jiang, G. Han, Y. Hao, S. Li and D. Esseni: Xidian University, China
- 140 *Chemical Vapor Deposition of High-Quality Monolayer Transition Metal Disulfides*
P.-C. Shen and J. Kong: MIT, USA
- N/A *Integration of Polysilicon-based Photonics in a 12-inch Wafer 65nm Bulk CMOS Process*
S. Moazeni, An Atabaki, F. Pavanello, H. Gevorgyan, J. Notaros, L. Alloatti, M. Wade, C. Sun, S. Kruger, H. Meng, K. Al Qubaisi, I. Wang, B. Zhang, A. Khilo, C. Baicco, M. Popovic, R.Ram and V. Stojanovic: UC Berkeley, USA
- N/A *Materials Engineering of Micro-relay Contact Surfaces for milli -Volt Switching*
B. Saha, B. Osoha, T.-J. King Liu and J. Wu: UC Berkeley, USA
- 145 *On the broadening of energy levels in a quantum dot-based tunnel transistor*
S. K. Vadlamani and E. Yablonovitch: UC Berkeley, USA
- 134 *Verilog-A based Compact Modeling of the Magneto-electric FET Device*
N. Sharma, A. Marshall, J. Bird and P. Dowben: Univ. of Texas at Dallas, USA
- 137 *Novel Ring Oscillator Design Using ME-MTJ Based Devices*
N. Sharma, A. Marshall, J. Bird and P. Dowben: Univ. of Texas at Dallas, USA
- 146 *Two-dimensional Topological Insulator Transistors as Energy Efficient Switches Robust against Material and Device Imperfections*
W. Vandenberghe: Univ. of Texas at Dallas, USA
- 55 *Graphene Nanoribbons for Transistor Applications*
T. Cao, F. Zhao, Y.-L. Lee and S. G. Louie: UC Berkeley, USA
- 49 *Effects of Ge-source impurity concentration on electrical characteristics of Ge/Si hetero-junction tunneling FETs*
T. Bae, R. Suzuki, R. Nakane, M. Takenaka and S. Takagi: University of Tokyo, Japan
- 102 *Near-room temperature electrical control of spin and valley Hall effect in monolayer WSe2 transistors for spintronic applications*
J. A. Incorvia, E. Barre, S. H. Kim, C. McClellan, E. Pop, H.-S. Philip Wong and T. Heinz: Stanford, USA
- 93 *Metallodielectric Antenna for Spontaneous Emission Enhancement*
S. Hooten and E. Yablonovitch: UC Berkeley, USA
- 43 *Conductance Modulation in 2D Materials by NEMS for Lower Power Applications*
S. Almeida, D. Zubia, A. Vidaña and M. Martinez: UTEP, USA

- 71 *Ultrafast Magnetic Memory Bits Using All-Optical Magnetic Switching*
A. El-Ghazaly, D. O'Mahoney, C.-H. Lambert, J. Gorchon, P. N. Brown, A. Pattabi, H.S. Philip Wong and J. Bokor: UC Berkeley, USA
- 46 *Efficient and Broadband Single-Mode Waveguide Coupling of Electrically Injected Optical Antenna Based nanoLED*
N. Andrade, S. Fortuna, K. Han, S. Hooten, E. Yablonovitch and M. Wu: UC Berkeley, USA
- 119 *Properties of Magnetic Tunneling Junction Devices with Characteristic Sizes in Sub-5-nm Range* Samuel
B. Navarrete, M. Stone and S. Khizroev: FIU, USA
- 65 *The Benefits of Low Operating Voltage Devices to the Energy Efficiency of Parallel Systems*
S. X-De-Souza, E. Neves, A. Furtunato, L. Silveira, K. Georgiou and K. Eder: Universidade Federal do Rio Grande do Norte, Brazil
- 159 *Measuring the Edge Recombination Velocity of Monolayer Semiconductors*
P. Zhao, M. Amani, D.-H. Lien, G. H. Ahn, D. Kiriya, J.P. Mastandrea, J. W. Ager, E. Yablonovitch, D. C. Chrzan and A. Javey: UC Berkeley, USA
- 68 *Gate tunable transport-gap to beat the Boltzmann limit: a Graphene Klein Tunnel Field Effect Transistor*
M. M. Elahi, K. M. Masum Habib and A. W. Ghosh: University of Virginia, USA
- 156 *Negative Stiffness Structures for Energy Efficient MEM Switches*
Z. Ye, H. Kam and T.-J. King Liu: UC Berkeley, USA