

2017 International Conference on Field Programmable Technology (ICFPT 2017)

**Melbourne, Australia
11 – 13 December 2017**



**IEEE Catalog Number: CFP17528-POD
ISBN: 978-1-5386-2657-3**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17528-POD
ISBN (Print-On-Demand):	978-1-5386-2657-3
ISBN (Online):	978-1-5386-2656-6

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

1. Architecture

- 1 **RBSA: Range-Based Simulated Annealing for FPGA Placement**
(Junqi Yuan, Lingli Wang, Xuegong Zhou, Yinshui Xia, Jianping Hu)
- 9 **Automatic Circuit Design and Modelling for Heterogeneous FPGAs**
(Sadegh Yazdanshenas, Vaughn Betz)
- 17 **Liquid: High Quality Scalable Placement for Large Heterogeneous FPGAs**
(Dries Vercruyce, Elias Vansteenkiste, Dirk Stroobandt)
- 25 **Performance Characterization of Altera and Xilinx 28nm FPGAs at Cryogenic Temperatures**
(Harald Homulle, Edoardo Charbon)
-

2. Memory & I/O

- 32 **High Performance Serial ATA Gen3 Controllers on FPGA Devices**
(Dan Cristian Turicu, Octavian Creț, Lucia Văcariu)
- 40 **SMEFF: A Scalable Memory Extension Fabric for FPGA**
(Wei Li, Yangyang Zhao, Yuhang Liu, Mingyu Chen)
- 48 **AXI Over Ethernet; A Protocol for the Monitoring and Control of FPGA Clusters**
(William Kamp)
- 56 **Ultra-Low Latency Continuous Block-Parallel Stream Windowing Using FPGA On-Chip Memory**
(Justin S.J. Wong, Runbin Shi, Maolin Wang, Hayden Kwok-Hay So)
-

3. Libraries & Synthesis

- 64 **HopliteRT: An Efficient FPGA NoC for Real-Time Applications**
(Saud Wasly, Rodolfo Pellizzoni, Nachiket Kapre)
- 72 **ARCHITECT: Arbitrary-Precision Constant-Hardware Iterative Compute**
(He Li, James J. Davis, John Wickerson, George A. Constantinides)
- 80 **A State Machine Block for High-Level Synthesis**
(Shadi Assadikhomami, Jennifer Ongko, Tor M. Aamodt)
- 88 **An IP Core Integration Tool-Flow for Prototyping Software-Defined Radios Using Static Dataflow with Access Patterns**
(Lekhobola J. Tsoeunyane, Simon Winberg, Michael Inggs)
-

4. Productivity & Tooling

- 96 **Synthesis of Program Binaries into FPGA Accelerators with Runtime Dependence Validation**
(Shaoyi Cheng, Qijing Huang, John Wawrzynek)
- 104 **Pass a Pointer: Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs**
(Felix Winterstein, George A. Constantinides)
- 112 **Single Window Stream Aggregation Using Reconfigurable Hardware**
(Prajith Ramakrishnan Geethakumari, Vincenzo Gulisano, Bo Joel Svensson, Pedro Trancoso, Ioannis Sourdis)

5. Crypto & Networking

- 120 **Toward a New HLS-Based Methodology for FPGA Benchmarking of Candidates in Cryptographic Competitions: The CAESAR Contest Case Study**
(Ekawat Homsirikamol, Kris Gaj)
- 128 **Comparing the Cost of Protecting Selected Lightweight Block Ciphers Against Differential Power Analysis in Low-Cost FPGAs**
(William Diehl, Abubakr Abdulgadir, Jens-Peter Kaps, Kris Gaj)
- 136 **Accelerating NFV Application Using CPU-FPGA Tightly Coupled Architecture**
(Yoshikazu Watanabe, Yuki Kobayashi, Takashi Takenaka, Takeo Hosomi, Yuichi Nakamura)
-

6. ML/Vision I

- 144 **An Energy Efficient Approach for C4.5 Algorithm Using OpenCL Design Flow**
(Hai Peng, Xiaofan Zhang, Letian Huang)
- 152 **Exploring Automated Space/Time Tradeoffs for OpenVX Compute Graphs**
(Hossein Omidian, Guy G.F. Lemieux)
- 160 **NnCore: A Parameterized Non-Linear Function Generator for Machine Learning Applications in FPGAs**
(Sam M.H. Ho, Hayden Kwok-Hay So)
-

7. ML/Vision II

- 168 **An Object Detector Based on Multiscale Sliding Window Search Using a Fully Pipelined Binarized CNN on an FPGA**
(Hiroki Nakahara, Haruyoshi Yonekawa, Shimpei Sato)
- 176 **Lowering Dynamic Power in Stream-Based Harris Corner Detection Architecture**
(Siew-Kei Lam, Rakesh Kumar Bijarniya, Meiqing Wu)
- 183 **A 42fps Full-HD ORB Feature Extraction Accelerator with Reduced Memory Overhead**
(Rongdi Sun, Peilin Liu, Jun Wang, Cecil Accetti, Abid A. Naqvi)

Poster Papers

- 191 **A Scalable Hybrid Architecture for High Performance Data-Parallel Applications**
(Moucheng Yang, Jifang Jin, Zhehao Li, Xuegong Zhou, Shaojun Wang, Lingli Wang)
- 195 **Homeostatic Fault Tolerance in Spiking Neural Networks Utilizing Dynamic Partial Reconfiguration of FPGAs**
(Anju P. Johnson, Junxiu Liu, Alan G. Millard, Shvan Karim, Andy M. Tyrrell, Jim Harkin, Jon Timmis, Liam McDaid, David M. Halliday)
- 199 **Model-Based Hardware Design Based on Compatible Sets of Isomorphic Subgraphs**
(Patrick Sittel, Konrad Möller, Martin Kumm, Peter Zipf, Bogdan Pasca, Mark Jervis)
- 203 **A NoC-Based Custom FPGA Configuration Memory Architecture for Ultra-Fast Micro-Reconfiguration**
(Amit Kulkarni, Poona Bahrebar, Dirk Stroobandt, Giulio Stramondo, Cătălin Bogdan Ciobanu, Ana Lucia Varbanescu)
- 207 **An FPGA-Based Processor for Training Convolutional Neural Networks**
(Zhiqiang Liu, Yong Dou, Jingfei Jiang, Qiang Wang, Paul Chow)
- 211 **An FPGA-Accelerated High-Throughput Data Optimization System for High-Speed Transfer via Wide Area Network**
(Kentaro Katayama, Hidetoshi Matsumura, Hiroaki Kameyama, Shinichi Sazawa, Yasuhiro Watanabe)
- 215 **Evolvable Caches: Optimization of Reconfigurable Cache Mappings for a LEON3/Linux-Based Multi-Core Processor**
(Nam Ho, Paul Kaufmann, Marco Platzner)
- 219 **An Open Source PXIe Ecosystem Based on FPGA Modules**
(Andrew Ang, Matt Bourne, Robin Dykstra)
- 223 **FPGA-Based High-Performance Time-to-Digital Converters by Utilizing Multi-Channels Looped Carry Chains**
(Ke Cui, Zongkai Liu, Rihong Zhu, Xiangyu Li)
- 227 **Instruction Driven Cross-Layer CNN Accelerator with Winograd Transformation on FPGA**
(Jincheng Yu, Yiming Hu, Xuefei Ning, Jiantao Qiu, Kaiyuan Guo, Yu Wang, Huazhong Yang)
- 231 **An FPGA-Based Tree Crown Detection Approach for Remote Sensing Images**
(Weijia Li, Conghui He, Haohuan Fu, Wayne Luk)
- 235 **A Light-Weight Hardware/Software Co-Design for Pairing-Based Cryptography with Low Power and Energy Consumption**
(Ahmad Salman, William Diehl, Jens-Peter Kaps)
- 239 **FPGA-Based Training of Convolutional Neural Networks with a Reduced Precision Floating-Point Library**
(Roberto DiCecco, Lin Sun, Paul Chow)
- 243 **Selection of an Error-Correcting Code for FPGA-Based Physical Unclonable Functions**
(Brian Jarvis, Kris Gaj)
- 247 **Streaming Sorting Network Based BWT Acceleration on FPGA for Lossless Compression**
(Baofu Zhao, Yubin Li, Yu Wang, Huazhong Yang)
- 251 **Runtime Rule-Reconfigurable High Throughput NIPS on FPGA**
(P.M.K. Tharaka, D.M.D. Wijerathne, Navoda Perera, Dinushan Vishwajith, Ajith Pasqual)
- 255 **Designing and Accelerating Spiking Neural Networks Using OpenCL for FPGAs**
(Artur Podobas, Satoshi Matsuoka)

Poster Papers continued...

- 259 **Customizable FPGA OpenCL Matrix Multiply Design Template for Deep Neural Networks**
(Jack Yinger, Eriko Nurvitadhi, Davor Capalija, Andrew Ling, Debbie Marr, Srivatsan Krishnan, Duncan Moss, Suchit Subhaschandra)
- 263 **A Comprehensive Hardware/Software Infrastructure for IP Cores Design Protection**
(Brice Colombier, Lilian Bossuet, Ugo Mureddu, David Hély)
- 267 **hCODE 2.0: An Open-Source Toolkit for Building Efficient FPGA-Enabled Clouds**
(Qian Zhao, Hendarmawan, Motoki Amagasaki, Masahiro Iida, Morihiro Kuga, Toshinori Sueyoshi)
- 271 **Calling Hardware Procedures in a Reconfigurable accelerator Using RPC-FPGA**
(Erik H. D'Hollander, Bruno Chevalier, Koen De Bosschere)
- 275 **FPGA-Based ORB Feature Extraction for Real-Time Visual SLAM**
(Weikang Fang, Yanjun Zhang, Bo Yu, Shaoshan Liu)

Demo Session

- 279 **PipeCNN: An OpenCL-Based Open-Source FPGA Accelerator for Convolution Neural Networks**
(Dong Wang, Ke Xu, Diankun Jiang)
- 283 **Hough Transform Line Reconstruction on FPGA Using Back-Projection**
(Donald G. Bailey)
- 287 **FPGA Implementation of Convolutional Neural Network Based on Stochastic Computing**
(Daewoo Kim, Mansureh S. Moghaddam, Hossein Moradian, Hyeonuk Sim, Jongeun Lee, Kiyoun Choi)

Design Competition

- 291 **All Binarized Convolutional Neural Network and its Implementation on an FPGA**
(Masayuki Shimoda, Shimpei Sato, Hiroki Nakahara)
- 295 **FPGA-Based Accelerator for Losslessly Quantized Convolutional Neural Networks**
(Mankit Sit, Ryosuke Kazami, Hideharu Amano)

PhD Forum

- 299 **FPGA Implementation of a Real-Time Super-Resolution System with a CNN Based on a Residue Number System**
(Taito Manabe, Yuichiro Shibata, Kiyoshi Oguri)
- 301 **A Unified Reconfigurable Floating-Point Arithmetic Architecture Based on CORDIC Algorithm**
(Bingyi Li, Linlin Fang, Yizhuang Xie, He Chen, Liang Chen)