2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S 2017)

Burlingame, California, USA
16 – 19 October 2017

IEEE Catalog Number: CFP17SOI-POD
ISBN: 978-1-5386-3767-8

Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17SOI-POD
ISBN (Print-On-Demand):	978-1-5386-3767-8
ISBN (Online):	978-1-5386-3766-1
ISSN:	1078-621X

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

SESSION 1: PLENARY SPEAKERS

Session Chairs:
Frederic Allibert, Soitec
Ali Khakifirooz, Intel

1.1 **3D NAND and 3D XPoint™: 3D Non-Volatile Memories Ushering in a New Era in Scaling, Performance and Applications.....N/A**
Al Fazio; *Senior Fellow at Intel*

1.2 **Ultra-low Power Semiconductor Platform Solutions for Intelligent Compute and Connect.....N/A**
Ted Letavic; *Senior Fellow, GLOBALFOUNDRIES*

1.3 **In Quest of the Next Information Processing Platform.....N/A**
Suman Datta: *Chang Family Professor of Engineering Innovation, University of Notre Dame*

SESSION 2: TECHNOLOGY DIRECTIONS AND ECOSYSTEM

Session Chairs:
Bruce Doris, IBM
Olivier Faynot, CEA-Leti

2.1 **Magnetic Tunnel Junctions for Neuromorphic and Stochastic Computing.....N/A**
Kaushik Roy; *Purdue univeristy, West Lafayette, IN, USA (Invited Speaker)*

2.2 **Scaling the Compute and High Speed Networking Needs of the Data Center with Silicon Photonics.....N/A**
Robert Blum; *Intel, Santa Clara, CA, USA (Invited Speaker)*

2.3 **Realizing the Next Growth Wave for Semiconductors and MEMs – A New Approach to Enable Innovative Startups.....N/A**
D. Armbrust, R. Lazansky, N. Kepler and R. Goldman; *Silicon Catalyst, San Jose, CA, USA (Invited Speaker)*

2.4 **TBA.....N/A**
Howard Tang; *VeriSilicon, San Jose, CA, USA (Invited Speaker)*

SESSION 3: FDSOI CIRCUITS 1

Session Chairs:
Toshiro Hiramoto, University of Tokyo
Philippe Flatresse, Soitec

3.1 **Ultra Low Energy Cryptographic Engine Designs and SOTB Chip Fabrication Services in Japan.....1**
Makoto Ikeda, *Department of Electrical Engineering and Information Systems, University of Tokyo, Bunkyō, Tokyo, Japan (Invited Paper)*

3.2 **An Implementation of 2RW Dual-Port SRAM Using 65 nm Silicon-on-Thin-Box (SOTB) for Smart IoT.....2**
Y. Yamamoto[1], T. Hasegawa[1], M. Yabuuchi[1], K. Nii[1], Y. Sawada[1], S. Tanaka[1], Y. Shinozaki[2], K. Ito[2], H. Shinkawata[1] and S. Kamohara[1]; [1]Renesas Electronics Corporation, *Tokyo, Japan, [2]Nippon Systemware Co. Ltd., Tokyo, Japan*

3.3 **Power and Performance Comparision of Body Bias in 28HPC and Back Bias in 22FDX.....4**
K. Zhao, J. Wang, J. Li, B. Yang, H. Wang, M. Shen, F. Yu, L. Xu; *Shanghai Fudan Microelectronics Group Company Limited, Shanghai, China*

3.4 **Level-Shifter Free Approach for Multi-V_{DD} SOTB Employing Adaptive Vt Modulation for pMOSFET.....7**
K. Usami[1], S. Kogure[1], Y. Yoshida[1], R. Magasaki[1] and H. Amano[2]; [1]*Shibaura Institute of Technology, Koto-ku, Tokyo, Japan,* [2]*Keio University, Kouhoku-ku, Yokohama, Japan*

3.5 **Class AB Base-Band Amplifier Design with Body Biasing in 28nm UTBB FD-SOI CMOS.....10**
M. Videnović-Mišić[1], P. Cathelin[2], A. Cathelin[2] , B. Nikolić[3] ; [1]*Faculty of Technical Sciences, University of Novi Sad, Novi Sad, Serbia,* [2]*STMicroelectronics, Crolles, France,* [3]*Berkeley Wireless Research Center, University of California, Berkeley, Berkeley, USA*

SESSION 4: ADVANCED SOI DEVICES 1

Session Chairs:
Bich-Yen Nguyen, Soitec
Bruce Doris, IBM

4.1 **FinFETs on Insulator with Silicided Source/Drain.....13**
H. Zhu, J. Luo, Q. Zhang, H. Yin, H. Zhong, C. Zhao; *Key Laboratory of Microelectronics Devices and Integrated Technologies, Institute of Microelectronics, Chinese Academy of Sciences and the University of Chinese Academy of Sciences, Beijing, China (Invited Speaker)*

4.2 **First Demonstration of Symmetric Lateral NPN Transistors on SOI Featuring Epitaxially-Grown Emitter/Collector Regions.....15**
P. Hashemi, J.-B. Yau, K. K. Chan, T. H. Ning and G. G. Shahidi; *IBM Research Thomas J. Watson Research Center, Yorktown Heights, New York, USA*

4.3 **Gate Controlled Diode Characteristics of Super Steep Subthreshold Slope PN-Body Tied SOI-FET for High Efficiency RF Energy Harvesting.....17**
S. Momose[1], J. Ida[1], T. Mori[1], T. Yoshida[1], J. Iwata[1], T. Horii[1], T. Furuta[1], K. Itoh[1], K. Ishibashi[2], and Y. Arai[3]; [1]*Division of Electrical Engineering, Kanazawa Institute of Technology, Ishikawa, Japan,* [2]*The University of Electro-Communications, Tokyo, Japan,* [3]*High Energy Accelerator Research Org. KEK, Tsukuba, Japan*

4.4 **A Novel Photodetector Based on the Interface Coupling Effect in Silicon-on-Insulator MOSFETs.....20**
JN. Deng[1], JH. Shao[1], BR. Lu[1], YF. Chen[1], A. Zaslavsky[2], S. Cristoloveanu[3], M. Bawedin[3] and J. Wan[1]; [1]*State Key Lab of ASICs and Systems, School of Information Science and Engineering, Fudan University, Shanghai, China,* [2]*Department of Physics and School of Engineering, Brown University, Providence, Rhode Island, USA,* [3]*IMEP-LAHC, INP-Grenoble/Minatec, Grenoble, France*

SESSION 5: MONOLITHIC 3D 1

Session Chairs:

Olivier Faynot, CEA-Leti
Heinz Schmid, IBM

5.1 **3D Nanomagnetic Logic: How Far Beyond CMOS?.....23**
M. Becherer[1], G. Csaba[2], G. Žiemys[3]; [1]*Nanoelectronics Technical University Munich, Munich, Germany,* [2]*Pazmany Peter Catholic University, Budapest, Hungary,* [3]*Technical Electronics Technical University Munich, Munich Germany (Invited Speaker)*

5.2 **Vertically-Composed Fine-Grained 3D CMOS.....25**
M. Li[1], J. Shi[1], M. Rahman[2], S. Khasanvis[3], S. Bhat[1], C. A. Moritz[1]: [1]*Electrical and Computer Engineering, University of Massachusetts, USA,* [2]*Computer Science and Electrical Engineering, University of Missouri, USA,* [3]*BlueRISC Inc. USA (Invited Speaker)*

5.3 **Double-Gate Si Junction-less n-Type Transistor for High Performance Cu-BEOL Compatible Applications Using 3D Sequential Integration.....27**
A. Vandooren, L. Witters, E. Vecchio, E. Kunnen, G. Hellings, L. Peng, F. Inoue, W. Li, N. Waldron, D. Mocuta, N. Collaert; *IMEC, Leuven, Belgium*

5.4 **Cost Projections and Benefits for Transistor-Level 3-D Integration with Stacked Nanowires.....29**
N. K. Macha, M. Rahman; *Department of Computer Science & Electrical Engineering, University of Missouri Kansas City, Missouri, USA*

SESSION 6: MODELING AND CHARACTERIZATION

Session Chairs:

Nobuyuki Sugii, Hitachi, Ltd.
Joao Antonio Martino, University of São Paulo

6.1 **Investigations on Contact Punch-Through in 28 nm FDSOI through Virtual Fabrication.....32**
B. Vianne[1], P. Morin[1], C. Beylier[1], J.-C. Giraudin[1], S. Desmoulins[1], R. Gonella[1], A. Juncker[2], D. Fried[2]; [1]*STMicroelectronics, Crolles Cedex, France,* [2]*Coventor, Inc, Waltham, Massachusetts, USA*

6.2 **New Method for Individual Electrical Characterization of Stacked SOI Nanowire MOSFETs.....34**
B. C. Paz[1], M. Cassé[2], S. Barraud[2], G. Reimbold[2], M. Vinet[2], O. Faynot[2] and M. A. Pavanello[1]; [1]*Centro Universitário FEI, São Bernardo do Campo, Brazil,* [2]*CEA, LETI, MINATEC Campus, Grenoble, France*

6.3 **Advanced Characterization Technique for the Extraction of Intrinsic Effective Mobility in Ultra-Thin-Body Strained SOI MOSFETs.....37**
M. Seo[1,2], H. Bae[1], C.-H. Jeon[2], B.-H. Lee[2] and Y.-K. Choi[1]; [1]*School of Electrical Engineering, Korea Advanced Institute of Science and Technology Daejeon, Republic of Korea,* [2]*Semiconductor Business Samsung Electronics, Yongin-Si, Gyeonggi-Do, Republic of Korea*

6.4 **Self-Heating Assessment and Cold Current Extraction in FDSOI MOSFETs.....39**
K. Triantopoulos[1,2], M. Cassé[1], L. Brunet[1], P. Batude[1], C. Fenouillet-Béranger[1], G. Reimbold[1], G. Ghibaudo[2]; [1]*CEA, LETI, MINATEC Campus, Grenoble, France,* [2]*IMEP-LAHC, Grenoble, France*

6.5 **Z^2-FET SPICE Model: DC and Memory Operation.....42**
S. Martinie[1], J. Lacord[1], O. Rozeau[1], M.-S. Parihar[2], K. Lee[2], M. Bawedin[2], S. Cristoloveanu[2], Y. Taur[3] and J-C. Barbe[1]; *[1]CEA-LETI, Grenoble, France. [2]University Grenoble Alpes, IMEP-LAHC, Grenoble INP Minatec, Grenoble, France. [3]University of California, San Diego, USA*

6.6 **An Improved Mobility Model for FDSOI TriGate and Other Multi-Gate Nanowire MOSFETs Down to Nanometer-Scaled Dimensions.....45**
M. Cassé[1], J. Pelloux-Prayer[1], Z. Zeng[2], Y.-M Niquet[2], F. Triozon[1], S. Barraud[1], G. Reimbold[1]; *[1]CEA, LETI, MINATEC Campus, Grenoble, France, [2]INAC-MEM, LSIM, Grenoble, France*

SESSION 7: 3D WAFER STACKING

Session Chairs:
Markus Becherer, Nanoelectronics Technical University Munich
Zvi Or-Bach, MonolithIC 3D

7.1 **Heterogeneous Platform.....N/A**
Sergey Shumarayev; *Intel, CA, USA (Invited Speaker)*

7.2 **Heterogeneous Integration toward Monolithic 3D Chip.....48**
SH. Kim[1], S-K. Kim[1], J-P. Shim[1], D-M. Geum[1], G. Ju[1], H. S. Kim[1], H. J. Lim[1], H. R. Lim[1], J-H. Han[1], CM. Kang[2], D. S. Lee[2], J. D. Song[1], W. J. Choi[1], H-J. Kim[1]; *[1]Korea Institute of Science and Technology (KIST), Korea, [2]Gwangju Institute of Science and Technology (GIST), Korea (Invited Speaker)*

7.3 **Integration of Si-CMOS and III-V Materials through Multi-Wafer Stacking.....50**
K. H. Lee[1], L. Zhang[1], B. Wang[1], S. C. Goh[1], S. Bao[1,2], Y. Wang[1], W. A. Sasangka[1], K. E. K. Lee[1], E. Fitzgerald[1,3], and C. S. Tan[1,2]; *[1]Singapore-MIT Alliance for Research and Technology (SMART), Singapore, [2]School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, [3]Department of Materials Science and Engineering, Massachusetts Institute of Technology, Cambridge, Massachusetts, USA*

7.4 **A Novel In-Situ Resistance Measurement to Extract IMC Resistivity and Kinetic Parameter for CoSn 3D Stacks.....52**
L. Hou[1,2], J. Derakhshandeh[1], J. De Coster[1], T. Wang[1], V. Cherman[1], P. Bex[1], K. J. Rebibis[1], G. Van De Plas[1], G. Beyer[1], E. Beyne[1], I. De Wolf[1,2]; *[1]IMEC, Leuven, Belgium, [2]Dept. Material Engineering, KU Leuven, Leuven, Belgium*

7.5 **Three Dimensional Monolithic System on a Chip(3DSoC).....N/A**
Linton Salmon; *DARPA, Arlington, VA, USA (Invited Speaker)*

SESSION 8: POSTER SESSION

Session Chairs:

Michelly de Souza, Centro Universitário FEI
Pauline Paki, DTRA

8.1 **Low Temperature Influence on Long Channel STI Last Process Relaxed and Strained Ge pFinFETs.....55**

A.V. Oliveira[1,2], P.G.D. Agopian[2,4], J.A. Martino[2], E. Simoen[3], J. Mitard[3], L. Witters[3], N. Collaert[3] and C. Claeys[3,]; [1]*UTFPR, Campus Toledo, Brazil,* [2]*LSI/PSI/USP, University of São Paulo, São Paulo, Brazil,* [3]*Imec, Leuven, Belgium,* [4]*UNESP, Campus de São João da Boa Vista, Brazil,* [5]*E.E. Dept., KU Leuven, Belgium*

8.2 **Impact of the Zn Diffusion Process at the Source Side of $In_xGa_{1-x}As$ nTFETs on the Analog Parameters Down to 10 K.....58**

C. Bordallo[1], J. Martino[1], P. Agopian[1,2], A. Alian[3], Y. Mols[3], R. Rooyackers[3], A. Vandooren[3], A. Verhulst[3], E. Simoen[3], C. Claeys[3,4], N. Collaert[3]; [1]*LSI/PSI/USP, University of São Paulo, São Paulo, Brazil,* [2]*UNESP, Univ. Estadual Paulista, São João da Boa Vista, Brazil,* [3]*Imec, Leuven, Belgium,* [4]*E.E. Dept, KU Leuven, Leuven, Belgium*

8.3 **Ultra Low Power Inductorless Low Noise Amplifier: Comparison of FDSOI Technologies.....61**

J. Zaini[1,2], F. Hameau[1], T. Taris[2], D. Morche[1] and P. Audebert[1]; [1]*CEA, LETI, MINATEC Campus, Grenoble, France,* [2]*IMS Laboratory, University of Bordeaux, Talence, France*

8.4 **Is there a Zero Temperature Bias Point (ZTC) on Back Enhanced (BE) SOI MOSFET?.....63**

L. S. Yojo[1], R. C. Rangel[1,2], K. R. A. Sasaki[1], J. A. Martino[1]; [1]*LSI/PSI/USP, University of São Paulo, São Paulo, Brazil,* [2]*FATEC-SP, Faculdade de Tecnologia de São Paulo, São Paulo, Brazil*

8.5 **New Method for Observing Self-Heating Effect Using Transistor Efficiency Signature.....66**

C. A. B. Mori[1], P. G. D. Agopian[1,2], J. A. Martino[1]; [1]*LSI/PSI/USP, University of São Paulo, São Paulo, Brazil,* [2]*São Paulo State University (UNESP), São João da Boa Vista, Brazil*

8.6 **Lateral Spacers Influence on the Effective Channel Length of Junctionless Nanowire Transistors.....69**

R. Trevisoli, R. T. Doria, M. de Souza, M. A. Pavanello; *Electrical Engineering Department, Centro Universitário FEI São Bernardo do Campo, Brazil*

8.7 **Definite Influence of Substrate-Contact Condition on SOI Substrate Impedance Parameters.....72**

I. Yarita, S. Shingo and Y. Omura; *Kansai University, Suita, Osaka, Japan*

8.8 **Study of Process Transconductance for Understanding Gate Capacitance of FDSOI NCFET.....74**

S. Qureshi and S. Mehrotra; *Department of Electrical Engineering, Indian Institute of Technology Kanpur, India*

8.9 **Improving Solder Wetting of Micro Bumps on Metal Pads Using Metallic or Organic Pad Coatings.....77**

I. De Preter, L. Hou, J. Derakhshandeh, P. Bex, F. Fodor, V. Cherman, K. J. Rebibis, A. Miller, G. Beyer, E. Beyne; *IMEC, Leuven, Belgium*

8.10 **PVT Compensation in Mie Fujitsu 55 nm DDC: A Standard-Cell Library Based Comparison.....79**

T. C. Müller[1,2], J-L. Nagel[1], M. Pons[1], D. Séverac[1], K. Hashiba[3], S. Sawada[3], K. Miyatake[3], S. Emery[1], A. Burg[2]; [1]*CSEM, Neuchâtel, Neuchâtel, Switzerland,* [2]*École polytechnique fédérale de Lausanne, Lausanne, Vaud, Switzerland,* [3]*Mie Fujitsu Semiconductor Ltd., Yokohama, Kanagawa, Japan*

8.11 **Theoretical Models for Low-Frequency Noise Behaviors of Buried-Channel MOSFETs.....81**
Y. Omura and S. Sato; *Dept. of Electric, Electronics and Information Eng., Kansai University and ORDIST of Kansai University, Yamate-cho, Suita, Osaka, Japan*

8.12 **14nm FinFET Technology SRAM Cell Margin Evaluation and Analysis by Local Layout Effect.....83**
S.Y. Mun[1], D. Burnett[2], K.Y. Lim[1], S. Parihar[2], Y.J. Shi[1], H.C. Lo[1], W. Hong[1], K.J. Lee[1], O. Hu[1], J. Versaggi[1], C. Jerome[1], J.G. Lee[1], S. B. Samavedam[1], D.K. Sohn[1]; *[1]ATD 14NM Device, GLOBALFOUNDRIES, Malta, NY, USA, [2]Global Memory Solutions, GLOBALFOUNDRIES, Austin, TX, USA*

8.13 **Design Optimization for NEM Relays Implemented in BEOL Layers.....85**
U. Sikder, T-J. King Liu; *Intel Department of EECS, University of California, Berkeley, CA, USA*

8.14 **Energy-Delay Tradeoffs of Low-Voltage Dual Mode Logic in 28nm FD-SOI.....88**
R. Taco[1], I. Levi[1], M. Lanuzza[2], A. Fish[1]; *[1]Bar-Ilan University, Ramat-Gan, Israel, [2]Univeristy of Calabria, Rende, Italy*

8.15 **A 2.9nW Ultra-Low Power Ripple-Voltage MPPT for Autonomous Miniature Sensor Nodes.....91**
K. Lundager, and F. Moradi; *Department of Electrical and Computer Engineering, Aarhus University, Aarhus, Denmark*

8.16 **Hump-Effect Impact on Subthreshold VLSI Circuit.....93**
M.Coustans[1], D. Gauthey[2], S. Rota[2], A. Acovic[3], P. Habas[3], R. Meyer[3]; *[1]Swiss Federal Institute of Technology (EPFL) Lausanne, Switzerland, [2]The Swatch Group Research and Development Ltd, Marin-Epagnier, Switzerland, [3]EM Microelectronic-Marin SA, Marin-Epagnier, Switzerland*

8.17 **Differential Input Output CMOS (DINO-CMOS) – High performance and Energy Efficient Logic Family.....96**
M. Haber[1], I. Levi[1], Y. Yehoshua[2] and A. Fish[2]: [1]Student Member IEEE, [2]Member IEEE

8.18 **Secured Dual-Rail-Precharge Mux-Based (DPMUX) Symmetric-Logic for Low Voltage Applications.....99**
D. Z. Zabib, I. Levi, A. Fish, O. Keren; *Faculty of Engineering, Bar-Ilan University, Israel*

8.19 **STI Techniques for Isolation of RF-SOI Devices.....101**
S. P. Adusumilli, S. M. Shank, J. Ellis-Monaghan, C-H. Teng, M. D. Levy, A. K. Stamper; *RF Technology Development, Fab 9, GLOBALFOUNDRIES, Essex Junction Vt, USA*

SESSION 9: RF CIRCUITS

Session Chairs:
Frederic Allibert, Soitec
Mostafa Emam, Incize

9.1 **Opportunity of CMOS FD-SOI for RF Power Amplifier.....103**
B. Martineau, E. Mercier and P. Vincent; *CEA-LETI, Grenoble, France Université de Grenoble-Alpes, Grenoble, France*

9.2 **A High-Efficiency Single-Stage Power Amplifier for WLAN 802.11ac in 22nm FDSOI.....105**
S. T. Lee, A. Bellaouar and S. Embabi; *GLOBALFOUNDRIES, Richardson, TX, USA*

9.3 **A Study of Interferences Inside an RF Switch Array in 45nm SOI CMOS.....107**
C. Wang[1], F. Lu[1], Q. Chen[1], F. Zhang[1], C. Li[1], D. Wang[2], and A. Wang[1]; *[1]Department of Electrical and Computer Engineering, University of California, Riverside, CA, USA; [2]GLOBALFOUNDRIES, USA*

9.4 **Improving Noise and Linearity of CMOS Wideband Inductorless Balun LNAs for 10-GHz Software-Defined Radios in 28nm FDSOI.....110**
C. Gimeno, F. Stas, G. de Streel, D. Bol, and D. Flandre; *ICTEAM Institute, Université Catholique de Louvain, Louvain-la-Neuve, Belgium*

9.5 **A Wide Range 60 GHz VCO Using Back-Gate Controlled Varactor in 22 nm FDSOI Technology.....112**
C. Zhang[1] and M. Otto[2]; *[1]GLOBALFOUNDRIES, Austin, TX, USA, [2]GLOBALFOUNDRIES, Dresden, Germany*

SESSION 10: EMBEDDED MEMORIES

Session Chairs:
Nuo Xu, Samsung
Jamie Schaeffer, GLOBALFOUNDRIES

10.1 **Physical and Circuit Modeling of HfO2 Based Ferroelectric Memories and Devices.....115**
M. Pesic[1], V. Di Lecce[2], M. Hoffmann[1], H. Mulaosmanovic[1], B. Max[4], U. Schroeder[1], S. Slesazeck[1], L. Larcher[2,3], T. Mikolajick[1,4]; *[1]NaMLab, Dresden, Germany, [2]MDLSoft, Santa Clara,CA, USA, [3]DISMI, University of Modena and Reggio Emilia, Reggio Emilia, Italy, [4]Chair of Nanoelectronic Materials, Technische Universität Dresden, Dresden, Germany (Invited Speaker)*

10.2 **Review of Progress in Understanding the Electron Transport Properties of Amorphous Chalcogenide Phase Change Semiconductors.....119**
J. Liu; *Department of Electrical Engineering, University of Washington, Seattle, WA, USA (Invited Speaker)*

10.3 **STT-MRAM for Embedded Memory Applications from eNVM to Last Level Cache.....123**
L. Thomas, G. Jan, S. Le, S. Serrano-Guisan, Y-J. Lee, H. Liu, J. Zhu, J. Iwata-Harms, R-Y. Tong, S. Patel, V. Sundar, D. Shen, Y. Yang, R. He, J. Haq, Z. Teng, V. Lam, P. Liu, Y-J. Wang, T. Zhong, and P-K. Wang; *TDK-Headway Technologies Inc., Milpitas, CA, USA (Invited Speaker)*

10.4 **32Kb Innovative Fuse (I-Fuse) Array in 22nm FD-SOI with 0.9V/1.4mA Program Voltage/Current and $0.744um^2$ Cell.....127**
S. Chung, W-K. Fang, J. Lin, W-H. Yu, and JY Hsiao; *Attopsemi Technology Co., LTD, Hsinchu, Taiwan*

SESSION 11: SOI WAFERS

Session Chairs:
Joao Antonio Martino, University of São Paulo
Bruce Doris, IBM

11.1 Novel CV/GV Technique for Top and Bottom BOX Interfaces Traps Density Extraction on FDSOI Wafers.....129
W. Vandendaele[1], C. Malaquin[2], A. Ghorbel[2], M. Cassé[1], F. Allibert[2], G. Reimbold[1]; *[1]CEA LETI - MINATEC Campus, Grenoble, France, [2]SOITEC SA, Parc Technologique des Fontaines, Bernin, France*

11.2 A SPDT RF Switch Small- and Large-Signal Characteristics on TR-HR SOI Substrates.....132
B.K.azemi Esfeh[1], S. Makovejev[2], F. Allibert[3] and J.-P. Raskin[1]; *[1]ICTEAM, Université catholique de Louvain, Louvain-la-Neuve, Belgium, [2]Incize, Louvain-la-Neuve, Belgium, [3]Soitec, Bernin, France*

11.3 Time-Dependent Vth Shift of Silicon on Thin BOX under Large Back Bias.....135
Y. Yamamoto, H. Makiyama, T. Hasegawa, S. Okanishi, K. Maekawa, H. Shinkawata and Y. Yamaguchi; *Renesas Electronics Corporation, Device Technology Division, Advanced Device Technology Department, Hitachinaka-shi Ibaraki, Japan*

11.4 Enhanced Silicon-On-Insulator Platform Enabling New Structures and Applications.....137
A. Haapalinna[1], T. Aalto[2]; *[1]Okmetic Oy, Vantaa, Finland, [2]VTT, Espoo, Finland*

11.5 Extraction of SOI Thickness Deviation based on Resonant Wavelength Analysis for Silicon Photonics Devices.....140
T. Horikawa[1,2], D. Shimura[1], H. Takahashi[1], J. Ushida[1], Y. Sobu[1], A. Shiina[1], M. Tokushima[1], S-H. Jeong[1], K. Kinoshita[1], and T. Mogami[1]; *[1]Photonics Electronics Technology Research Association (PETRA), Tsukuba, Japan, [2]National Institute of Advanced Industrial Science and Technology (AIST), Tsukuba, Japan.*

SESSION 12: LOW POWER CIRCUITS 1

Session Chairs:
Lauri Koskinen, University of Turku
Philippe Flatresse, Soitec

12.1 SNM Analytical Approach to Robust Subthreshold SRAM Operation based on the 55nm DDC Technology.....143
N. Misawa[1], H. Kurata[1], K. Kumeno[1], R. Nanjo[1], M. Kai[1], T. Ema[1] and M. Pons Sole[2]; *[1]Mie Fujitsu Semiconductor Ltd., Kuwana Mie, Japan, [2]CSEM, Neuchâtel, Neuchâtel, Switzerland (Invited Speaker)*

12.2 A 28 nW CMOS Supply Voltage Monitor for Adaptive Ultra-Low Power IoT Chips.....N/A
D. A. Kamakshi, H. N. Patel, A. Roy, and B. H. Calhoun; *Dept. of Electrical Engineering, University of Virginia, Charlottesville, Virginia, USA*

12.3 Design Margin Elimination Through Robust Timing Error Detection at Ultra-Low Voltage.....145
H. Reyserhove and W. Dehaene; *KU Leuven, ESAT-MICAS, Kasteelpark Arenberg, Leuven, Belgium*

12.4 **A Subthreshold 30pJ/bit Self-timed Ring Based True Random Number Generator for Internet of Everything.....148**
M. Coustans[1], C. Terrier[2], T. Eberhardt[2], S. Salgado[2], A. Cherkaoui[3], L. Fesquet[3]; *[1]Swiss Federal Institute of Technology (EPFL), Lausanne, Switzerland, [2]EM Microelectronic-Marin SA, Marin-Epagnier, Switzerland, [3]Univ. Grenoble Alpes & CNRS, TIMA, Grenoble, France*

12.5 **0.45v and 18µA/MHz MCU SOC with Advanced Adaptive Dynamic Voltage Control (ADVC).....151**
U. Zangi[1], N. Feldman[1], J. Shor[2], A. Fish[2]; *[1]PLSense, Yokneam Israe, [2]Bar Ilan University, Ramat Gan, Israel*

SESSION 13: ADVANCED SOI DEVICES 2

Session Chairs:
Olivier Faynot, CEA-Leti
Jiro Ida, Kanazawa Institute of Technology

13.1 **3D Technologies for Analog/RF Applications.....153**
A. Vandooren, B. Parvais, L.Witters, A. Walke, A. Vais, C. Merckling, D. Lin, N. Waldron, P. Wambacq, D. Mocuta and N. Collaert; *imec, Heverlee, Belgium (Invited Speaker)*

13.2 **Advanced FDSOI Design: The U-Channel Device for 7nm Node and Beyond.....156**
R. Muralidhar, R. Dennard, T. Ando, I. Lauer, and T. Hook; *IBM T J Watson Research Center, Yorktown Heights, NY (Invited Speaker)*

13.3 **Gate-Induced vs. Implanted Body Doping Impact on Z^2-FET DC Operation.....158**
C. Navarro[1], F. Gamiz[1], N. Rodriguez[1], L. Donetti[1], C. Sampedro[1], S. I. Kim[2], Y. T. Kim[2], S. Cristoloveanu[3]; *[1]University of Granada, Granada, Spain, [2]Korean Institute of Technology, Seoul, Republic of Korea, [3]IMEP-LAHC, Grenoble, France*

13.4 **Experimental Comparative Analysis between Junctionless and Inversion Mode Nanowire Transistors Down to 10 nm-Long Channel Lengths.....160**
R. T. Doria[1], R. Trevisoli[1], M. de Souza[1], M. A. Pavanello[1], M. Vinet[2], M. Cassé[2], O. Faynot[2]; *[1]Centro Universitário FEI, São Bernardo do Campo, Brazil, [2]CEA, LETI, Minatec Campus, Grenoble, France*

SESSION 14: LOW POWER CIRCUITS 2

Session Chairs:
Alexander Fish, Bar-Ilan University
Yoshiki Yamamoto, Renesas Electronics Corporation

14.1 **Blackghost 1.0 Test Chip: On the Road Towards Commercializing Ultra-Low-Vdd SoC for Internet-of-Things.....163**
Y. Pu, K. Easton, C. Shi, R. Beraha, A. Newham, R. Attar and Y. Du; Qualcomm Research (Invited Speaker)

14.2 **Optimizing TSPC Frequency Dividers for Always-On Low-Frequency Applications in 28nm FDSOI CMOS.....165**
P. Xu, C. Gimeno and D. Bol; *ECS group, ICTEAM institute, Université catholique de Louvain, Belgium*

14.3 **An Ultra-Low-Power Dual-Phase Latch Based Digital Accelerator for Continuous Monitoring of Wheezing Episodes.....167**
P. Gonzalez-Guerrero and M. Stan; *Department of Electrical and Computer Engineering, Charlottesville, Virginia, University of Virginia*

14.4 **An Ultra-Low-Power FPGA for IoT Applications.....169**
H. Qi, O. Ayorinde, and B. H. Calhoun; *Dept. of Electrical and Computer Engineering, University of Virginia, Charlottesville, Virginia, USA*

SESSION 15: ADVANCED SOI TECHNOLOGY

Session Chairs:
Toshiro Hiramoto, University of Tokyo
Nuo Xu, Samsung

15.1 **How to Leverage SOI Platforms to Achieve Optimum Power Efficiency?.....N/A**
Manuel Sellier; *Soitec (Invited Speaker)*

15.2 **Enhanced Design Performance Thanks to Adaptative Body Biasing Technique in FDSOI Technologies.....172**
F. Arnaud[1], S. Clerc[1], S. Haendler[1], R. Bingert[1], P. Flatresse[1], V. Huard[1], T. Poiroux[2]; *[1]STMicroelectronics, Crolles, France, [2]CEA-Leti, Minatec Campus, Grenoble, France (Invited Speaker)*

SESSION 16: LOW VOLTAGE DEVICES 1

Session Chairs:
Anne Vandooren, imec
Ramachandran Muralidhar, IBM

16.1 **New Steep-Slope Device of Comprehensive Properties Enhancement with Hybrid Operation Mechanism for Ultra-Low-Power Applications.....176**
R. Huang, Q. Huang, Y. Zhao, C. Chen, R. Jia, C. Wu, J. Wang, L. Guo and Y. Wang; *Key Laboratory of Microelectronic Devices (MOE), Institute of Microelectronics, Peking University, Peking, Beijing, China and Nathional Key Laboratory of Science and Technology on Micro/Nano Fabrication, Beijing, China (Invited Speaker)*

16.2 **Experimental Analysis of Differential Pairs Designed with Line Tunnel FET Devices.....179**
M. D. V. Martino[1], J. A. Martino[1], P. G. D. Agopian[1,2], R. Rooyackers[3], E. Simoen[3], N. Collaert[3], and C. Claeys[3,4]; *[1]LSI/PSI/USP, University of São Paulo, São Paulo, Brazil, [2]São Paulo State University (UNESP), Campus São João da Boa Vista, Brazil, [3]imec, Leuven, Belgium, [4]E.E. Dept, KU Leuven, Leuven, Belgium*

16.3 **A 11.5pW/bit 400mV 5T Gain-Cell eDRAM for ULP Applications in 28nm FD-SOI.....182**
R. Giterman, A. Teman, and A. Fish; *Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel*

16.4 **Investigation of Short-Channel Effects in 2D Negative-Capacitance Field-Effect Transistors.....185**
W-X. You, C-P. Tsai, and P. Su; *Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Taiwan*

16.5 **Piezoelectronic Transistor for Low-Voltage High-Speed Integrated Electronics.....188**
S. Sugahara, Y. Shuto, S. Yamamoto, H. Funakubo and M.K. Kurosawa; *Tokyo Institute of Technology, Yokohama, Japan*

SESSION 17: NEUROMORPHIC COMPUTING 1

Session Chairs:
Nuo Xu, Samsung
Olivier Faynot, CEA-Leti

17.1 **The N3XT Technology for Brain-Inspired Computing.....N/A**
Philip Wong; *Stanford University, Stanford CA, USA (Invited Speaker)*

17.2 **System-Level Benchmark of Synaptic Device Characteristics for Neuro-Inspired Computing.....190**
P-Y. Chen, X. Peng, and S. Yu; *School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, AZ (Invited Speaker)*

17.3 **Machine Intelligence through 3D Waferscale Integration.....192**
A. Kumar and W. Wilcke, *IBM T.J. Watson Research Center, Yorktown Heights, NY, USA (Invited Speaker)*

17.4 **Three-Dimensional Wafer Scale Integration for Ultra-Large-Scale Cognitive Systems.....194**
Z. Wan and S.S. Iyer; *Center for Heterogenous Integration and Performance Scaling (CHIPS), Electrical and Computer Engineering Department, University of California, Los Angeles, Los Angeles, CA, USA (Invited Speaker)*

SESSION 18: MONOLITHIC 3D 2

Session Chairs:
Jin-Woo Han, NASA
Anne Vandooren, imec

18.1 **Monolithic Integration of Multiple III-V Semiconductors on Si.....196**
H. Schmid, B. Mayer, J. Gooth, S. Wirths, L. Czornomaz, H. Riel, S. Mauthe, C. Convertino and K. E. Moselund; IBM Research, Zürich, Switzerland (Invited Speaker)

18.2 **GOI Fabrication for Monolithic 3D Integration.....199**
A. Abedin, L. Žurauskaitė, A. Asadollahi, K. Garidis, G. Jayakumar, B.G. Malm, P.-E. Hellström* and M. Östling; *Department of Electronics, KTH Royal Institute of Technology Stockholm, Sweden*

18.3 **A 1,000x Improvement in Computer Systems by Bridging the Processor-Memory Gap.....202**
Z. Or-Bach; *MonolithIC 3D Inc., San Jose, CA*

SESSION 19: NEUROMORPHIC COMPUTING 2

Session Chairs:
Philip Wong, Stanford University
Arvind Kumar, IBM

19.1 **Analog Circuits for Mixed-Signal Neuromorphic Computing Architectures in 28 nm FD-SOI Technology.....206**
N. Qiao and G. Indiveri; *Institute of Neuroinformatics, University of Zurich and ETH Zurich Zurich, Switzerland (Invited Speaker)*

19.2 **TrueNorth: from Hardware to Ecosystem.....N/A**
John Arthur; *IBM Research (Invited Speaker)*

19.3 **High Performance Spiking Neural Net Accelerators for Embedded Computer Vision Applications.....210**
J. K. Kim, P. Knag, T. Chen, C. Liu, C-E. Lee, and Z. Zhang; *Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA (Invited Speaker)*

SESSION 20: HETEROGENEOUS INTEGRATION

Session Chairs:
Jeng-Bang Yau, IBM
Nadine Collaert, imec

20.1 **Neuromorphic Computing wiht Metal-Oxide Memristors and Floating-Gate Memory Devices.....N/A**
Dimitri Strukov; *University of Santa Barbara, Santa Barbara, CA, USA*
(Invited Speaker)

20.2 **New Thermal Management Approach for Transistor-Level 3-D Integtration.....212**
M. A. Iqbal, M. Rahman; *Computer Science Electrical Engineering, University of Missouri-Kansas City, Kansas City, MO, USA*

20.3 **Hybrid Silicon CMOS-Carbon Nanotube Physically Uncloanable Functions.....215**
D. Armstrong, B. Nasri, R. Karri, and D. Shahrjerdi; *Electrical and Computer Engineering, New York University, Brooklyn, New York*

20.4 **Die-Level Processing for 3-D Monolithic Integration of Piezoelectric MEMS on CMOS.....218**
A. R. Colon-Berrios, H. Edrees, D. De Godoy, P. Kinget and I. Kymissis; *Electrical Engineering Department, Columbia University in the City of New York, New York, NY, USA*

SESSION 21: FDSOI CIRCUITS 2

Session Chairs:
Lauri Koskinen,University of Turku
Philippe Flatresse, Soitec

21.1 **System Level FDSOI Exploration and Integration.....N/A**
Jeff Cunningham; *NXP Semiconductors (Invited Speaker)*

21.2 **A 65-nm SOTB Implementation of a Physically Unclonable Function and Its Performance Improvement by Body Bias Control.....221**
Y. Hori, T. Katashita, and Y. Ogasahara; *National Institute of Advanced Industrial Science and Technology (AIST), Tsukuba, Ibaraki, Japan*

21.3 **Physical Implementation of Low Power SoC Chip Based on SEC 28nm FDS.....224**
J. Zhu, S. Jin, J. Chen; Customer Silicon Division, VeriSilicon, Inc.
Shanghai, China P.R.C

21.4 **A 0.148nJ/Conversion 65nm SOTB Temperature Sensor LSI Using Thermistor-Defined Current Source.....228**
S. Nii and K. Ishibashi; *The University of Electro-Communications Tokyo, Japan*

21.5 **Design Methodology with Body Bias: from Circuit to Engineering.....230**
R. Gomez[1], C. Dutto[1], V. Huard[1], S. Clerc[1], E. Bano[2], P. Flatresse[1]; *[1]STMicroelectronics, Crolles, France, [2]IMEP-LAHC, Grenoble, France*

SESSION 22: PRECISSION WAFER BONDING

Session Chairs:
Zvi Or-Bach, MonolithIC 3D
Bruce Doris, IBM

22.1 **1µm Pitch Direct Hybrid Bonding with <300nm Wafer-to-Wafer Overlay Accuracy...234**
A. Jouve[1], V. Balan[1], N. Bresson[1], C. Euvrard-Colnat[1], F. Fournel[1], Y. Exbrayat[1], G. Mauguen[1], M. Abdel Sater[1], C. Beitia[1], L. Arnaud[1], S. Cheramy[1], S. Lhostis[2], A. Farcy[2], S. Guillaumet[2], S. Mermoz[2]; *[1]CEA, LETI, University Grenoble Alpes, Grenoble, France MINATEC Campus, Grenoble, France, [2]STMicroelectronics, Crolles, France*

22.2 **Mass Production Equipment Technology for 300mm Wafer-Level Fusion Bonding.....N/A**
T. Kawauchi; *3D-Integration Division, Tokyo Electron Limited (Invited Speaker)*

22.3 **TBA.....N/A**
M. Jürgen Wolf; *Fraunhofer Institute for Reliability and Microintegration IZM, Berlin, Germany (Invited Speaker)*

SESSION 23: LOW VOLTAGE DEVICES 2

Session Chairs:
Michelly de Souza, Centro Universitário FEI
Ru Huang, Peking University

23.1 **Theoretical Investigation of Backgate-Biasing Effects on Ultrathin-Body GeSn Based Tunneling FET.....236**
H. Wang[1], G. Han[1], Y. Liu[1], J. Zhang[1], Y. Hao[1], X. Jiang[2]; [1]*State Key Discipline Laboratory of Wide Band Gap Semiconductor Technology, School of Microelectronics, Xidian University, Xi'an, Shaanxi, China,* [2]*State Key Laboratory of Supperlattices and Microstructures, Institute of Semiconductors, Chinese Academy of Sciences, Beijing China*

23.2 **Balancing Pull-In and Adhesion Stability Margins in Non-Volatile NEM Switches...239**
G. Usai[1], L. Hutin[1], U. Sikder[2], J. L. Muñoz-Gamarra[1], T. Ernst[1], T. J. King Liu[2], M. Vinet[1]; [1]*CEA Leti Minatec Campus, Grenoble,* [2]*University of California at Berkeley, EECS Department, Berkeley, CA*

23.3 **Projected Performance of Experimental InAs/GaAsSb/GaSb TFET as Millimeter-Wave Detector.....241**
J. Zhang[1], C. Alessandri[1], P. Fay[1], A. Seabaugh[1], T. Ytterdal[2], E. Memisevic[3] and L. E. Wernersson[3]; [1]*Department of Electrical Engineering, University of Notre Dame, Notre Dame, IN, USA,* [2]*Department of Electronic Systems Norwegian University of Science and Technology Trondheim, Norway,* [3]*Department of Electrical and Information Technology, Lund University*

23.4 **High-Density SRAM Voltage Scaling Enabled by Inserted-Oxide FinFET Technology.....243**
Y-T. Wu[1], M-H. Chiang[1], J. F. Chen[1], F. Ding[2], D. Connelly[2], and T-J. King Liu[2]; [1]*Institute of Microelectronics, Department of Electrical Engineering, National Cheng Kung University, Taiwan, R.O.C,* [2]*Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, CA, USA*

23.5 **Analog Performance of Self-Cascode SOI Nanowires nMOSFETs Aiming at Low-Power Applications.....246**
R. Assalti[1], M. de Souza[1], M. Cassé[2], S. Barraud[2], G. Reimbold[2], M. Vinet[2] and O. Faynot[2]; [1]*Department of Electrical Engineering, Centro Universitário FEI, São Bernardo do Campo, Brazil,* [2]*Département des Composants Silicium – SCME/LCTE, CEA-LETI Minatec, Grenoble, France*

SESSION 24: MONOLITHIC 3D 3

Session Chairs:

Jin-Woo Han, NASA
Zvi Or-Bach, MonolithIC 3D

24.1 **Layered Semiconductors for Monolithic 3D Integration.....N/A**
Angada Sachid; *UC Berkeley, Berkeley, CA, USA (Invited Speaker)*

24.2 **Reliability Analysis on Low Temperature Gate Stack Process Steps for 3D Sequential Integration.....249**
A. Tsiara[1,2], X. Garros[1], C.-M. V. Lu[1], C. Fenouillet-Béranger[1], P. Batude[1], R. Gassilloud[1], F. Martin[1], O. Faynot[1], G. Ghibaudo[2] and G. Reimbold[1]; *[1]CEA, LETI, MINATEC Campus, [2]IMEP-LAHC, Grenoble France*

24.3 **Towards 500°C SPER Activated Devices for 3D Sequential Integration.....252**
J. Micout[1,2], B. Sklenard[1], P. Batude[1], R. Berthelon[1,3], Q. Rafhay[2], J. Lacord[1], B. Mathieu[1], L. Pasini[1,2,3], Z. Saghi[1], V. Delaye[1], L. Brunet[1], C. Fenouillet-Beranger[1], S. Joblot[3], F. Mazen[1], V. Mazzocchi[1], J-P. Colinge[1], G. Ghibaudo[2] and M. Vinet[1]; *[1]CEA, Leti, MINATEC Campus, Univ. Grenoble Alpes, [2]IMEP-LAHC, MINATEC/INPG, Univ. Grenoble Alpes, [3]STMicroelectronics*

24.4 **A Partitioning-Free Methodology for Optimized Gate-Level Monolithic 3D Designs.....254**
O. Billoint[1], M. Brocard[1], S. Thuries[1], G. Berhault[1], H. Sarhan[2]; *[1]Univ. Grenoble Alpes, Grenoble, France, [2]MENTOR GRAPHICS, Montbonnot-Saint-Martin, France*

24.5 **Generalized Cost Model for 3D Systems.....256**
D. Gitlin[1], M. Vinet[2], S. Cheramy[2], H. Metras[2], O. Faynot[2], T. Signamarcheix[2] and J-R. Lequepeys[2]; *[1]Scientific Advisor & Independent Consultant to CEA-Leti, Palo Alto, CA, [2]CEA Leti, MINATEC Campus, Grenoble, France*