

2017 IEEE 11th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoc 2017)

**Seoul, South Korea
18-20 September 2017**



**IEEE Catalog Number: CFP17MCO-POD
ISBN: 978-1-5386-3442-4**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17MCO-POD
ISBN (Print-On-Demand):	978-1-5386-3442-4
ISBN (Online):	978-1-5386-3441-7

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2017 IEEE 11th International Symposium on Embedded Multicore/Many-core Systems-on-Chip MCSoc 2017 Table of Contents

Message from the General Chair and Steering Committee

Chair	viii
Message from the Program Chairs	ix
Organizing Committee	x
Program Committee	xii
Invited Speakers	xiv

Session 1: Architectures (Session Chair: Professor Ji-Hoon Kim, Seoul Tech.)

Improving Memory Access Efficiency for Heterogeneous Multiprocessor Systems	1
<i>Hyun-Moon Park, Jinsan Kwon, Tae-Ho Hwang, and Dong-Sun Kim</i>	
Orthogonal Instruction Processing: An Alternative to Lightweight VLIW Processors	5
<i>Marcel Brand, Frank Hannig, Alexandru Tanase, and Jüergen Teich</i>	
The Design and Implementation of Scalable Deep Neural Network Accelerator Cores	13
<i>Ryuichi Sakamoto, Ryo Takata, Jun Ishii, Masaaki Kondo, Hiroshi Nakamura, Tetsui Ohkubo, Takuya Kojima, and Hideharu Amano</i>	
Representing Contiguity in Page Table for Memory Management Units	21
<i>Jae Young Hur</i>	

Session 2: Interconnection Networks I (Session Chair: Professor Jae W. Lee, SNU)

An Efficient Deadlock-Free Adaptive Routing Algorithm for 3D Network-on-Chips	29
<i>Jindun Dai, Xin Jiang, Renjie Li, and Takahiro Watanabe</i>	
Thermal Management in 3D Homogeneous NoC Systems Using Optimized Placement of Liquid Microchannels	37
<i>Ranjita Dash, Vinod Pangracious, José L. Risco-Mart, Ashok Kumar Turuk, Amartya Majumdar, and José L. Ayala</i>	

Comparing Synchronous, Mesochronous and Asynchronous NoCs for GALS Based MPSoCs	45
<i>Johannes Ax, Nils Kucza, Marten Vohrmann, Thorsten Jungeblut, Mario Porrmann, and Ulrich Rückert</i>	

Session 3: Programming and Runtime Systems (Session Chair: Professor Joon-Sung Yang, SKKU)

A Study of Conflicting Pairs of Compiler Optimizations	52
<i>Yosi Ben Asher, Gadi Haber, and Esti Stein</i>	
Hypervisor-Induced Negative Interference in Virtualized Multi-core Platforms: The P4080 Case	59
<i>Sourav Dutta, Dimitri Kagaris, and Harini Ramaprasad</i>	
Comparative Study on Edge Detection Algorithms Using OpenACC and OpenMPI on Multicore Systems	67
<i>Aakashdeep Goyal, Zuqing Li, and Haklin Kimm</i>	
Reliability and Power Optimization in 3D-Stacked Cache Using a Run-Time Reconfiguration Procedure	75
<i>Fatemeh Arezoomand, Arghavan Asad, Mahdi Fazeli, Mahmood Fathy, and Farah Mohammadi</i>	

Session 4: Interconnection Networks II (Session Chair: Professor Alexander Vazhenin, Univ. of Aizu)

Enhanced Long Edge First Routing Algorithm and Evaluation in Large-Scale Networks-on-Chip	83
<i>Thiem Van Chu, Myeonggu Kang, Shi Fa, and Kenji Kise</i>	
Run-Time Scalable NoC for FPGA Based Virtualized IPs	91
<i>Hiliwi Leake Kidane, El-Bay Bourennane, and Gilberto Ochoa-Ruiz</i>	
Temporal Partitioning in Mixed-Criticality NoCs Using Timely Blocking	98
<i>Hamidreza Ahmadian and Roman Obermaisser</i>	

Session 5: Benchmarks and Applications (Session Chair: Professor Yongjun Park, Hanyang Univ.)

Performance Evaluation of Tsunami Simulation Using OpenCL on GPU and FPGA	106
<i>Fumiya Kono, Naohito Nakasato, Kensaku Hayashi, Alexander Vazhenin, and Stanislav G. Sedukhin</i>	
A Computational Model for Improving the Accuracy of Multi-criteria Recommender Systems	114
<i>Mohammed Hassan and Mohamed Hamada</i>	

Session 6: System Design (Session Chair: Professor Tae Hee Han, SKKU)

Real-Time Audio Processing on the T-Crest Multicore Platform	120
<i>Daniel Sanz Ausin, Luca Pezzarossa, and Martin Schoeberl</i>	
Designing Efficient Parallel Processing in 3D Standard-Chip Stacking System with Standard Bus	128
<i>Takeshi Ohkawa, Kanemitsu Ootsu, Takashi Yokota, Katsuya Kikuchi, and Masahiro Aoyagi</i>	

Real-Time UAV Attitude Heading Reference System Using Extended Kalman Filter for Programmable SoC	136
<i>Shunsuke Mie, Yuichi Okuyama, Yusuke Sato, Ye Chan, Nam Khanh Dang, and Ben Abdellash Abderazek</i>	
Multi-objective Optimization for Application Mapping and Body Bias Control on a CGRA	143
<i>Nguyen Anh Vu Doan, Yusuke Matsushita, Naoki Ando, Hayate Okuhara, and Hideharu Amano</i>	
Special Sessions: Auto-Tuning for Multicore and GPU / Data Analytics and Machine Learning on Multicore, GPU, and Big Data Center (Session Chair: Professor Jangwoo Kim, SNU)	
Construction of Performance Model of Tile CAQR and Performance Result of the Implementation	151
<i>Masatoshi Takayanagi and Tomohiro Suzuki</i>	
Parallel Longest Common Sequence Algorithm on Multicore Systems Using OpenACC, OpenMP and OpenMPI	158
<i>Zuqing Li, Aakashdeep Goyal, and Haklin Kimm</i>	
Efficient Service Discovery Using Social Service Network Based on Big Data Infrastructure	166
<i>Incheon Paik, Yutaka Koshiba, and T.H. Akila S. Siriweera</i>	
Key Frame Extraction from Video Based on Determinant-Type of Sparse Measure and DC Programming	174
<i>Yujie Li, Benying Tan, Shuxue Ding, Incheon Paik, and Atsunori Kanemura</i>	
Incremental Training of SVM-Based Human Detector	181
<i>Tatsuya Hanyu and Qiangfu Zhao</i>	
Author Index	186