# 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA 2018)

Vienna, Austria 24-28 February 2018



**IEEE Catalog Number: ISBN:** 

CFP18013-POD 978-1-5386-3660-2

# Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP18013-POD

 ISBN (Print-On-Demand):
 978-1-5386-3660-2

 ISBN (Online):
 978-1-5386-3659-6

ISSN: 1530-0897

### Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



# 2018 IEEE International Symposium on High Performance Computer Architecture HPCA 2018

## **Table of Contents**

lessage from the General Chair xii
Iessage from the Program Chairxiv
rogram Committeexv
Organizing Committeexvii
xternal Review Committee xix
ndustry Track Committeexxi
ession 1: Best Paper Session
mdahl's Law in the Datacenter Era: A Market for Fair Processor Allocation
NPG: Accelerating Critical Section Access with In-network Packet Generation for NoC Based
Iany-Cores
Yuan Yao (KTH Royal Institute of Technology) and Zhonghai Lu (KTH Royal Institute of Technology)
nabling Efficient Network Service Function Chain Deployment on Heterogeneous Server Platform
educing Data Transfer Energy by Exploiting Similarity within a Data Transaction
ession 2A: Architecture for Neural Network
Saking Memristive Neural Network Accelerators Reliable
owards Efficient Microarchitectural Design for Accelerating Unsupervised GAN-Based Deep Learning

Compressing DMA Engine: Leveraging Activation Sparsity for Training Deep Neural Networks
In-Situ AI: Towards Autonomous and Incremental Deep Learning for IoT Systems
Session 2B: Cache and Memory
KPart: A Hybrid Cache Partitioning-Sharing Technique for Commodity Multicores
SIPT: Speculatively Indexed, Physically Tagged Caches
Domino Temporal Data Prefetcher
ProFess: A Probabilistic Hybrid Main Memory Management Framework for High Performance and Fairness 143  Dmitry Knyaginin (Chalmers University of Technology), Vassilis  Papaefstathiou (FORTH-ICS), and Per Stenstrom (Chalmers University of Technology)
Session 3A: Security
RCoal: Mitigating GPU Timing Attack via Subwarp-Based Randomized Coalescing Techniques
Are Coherence Protocol States Vulnerable to Information Leakage?
Record-Replay Architecture as a General Security Framework 186  Yasser Shalabi (University of Illinois at Urbana Champaign), Mengjia  Yan (University of Illinois at Urbana-Champaign), Nima Honarmand (Stony Brook University), Ruby B. Lee (Princeton University), and Josep Torrellas (University of Illinois at Urbana-Champaign)

The DRAM Latency PUF: Quickly Evaluating Physical Unclonable Functions by Exploiting the  Latency-Reliability Tradeoff in Modern Commodity DRAM Devices	<del>)</del> 4
Jeremie S. Kim (Carnegie Mellon University), Minesh Patel (ETH Zürich), Hasan Hassan (ETH Zürich), and Onur Mutlu (ETH Zürich)	
Session 3B: GPU Cache and Memory	
Accelerate GPU Concurrent Kernel Execution by Mitigating Memory Pipeline Stalls  Hongwen Dai (North Carolina State University), Zhen Lin (North Carolina State University), Chao Li (North Carolina State University), Chen Zhao (Xi'an Jiaotong University), Fei Wang (Xi'an Jiaotong University), Nanning Zheng (Xi'an Jiaotong University), and Huiyang Zhou (North Carolina State University)	)8
LATTE-CC: Latency Tolerance Aware Adaptive Cache Compression Management for Energy Efficient GPUs 22 Akhil Arunkumar (Arizona State University), Shin-Ying Lee (Arizona State University), Vignesh Soundararajan (Arizona State University), and Carole-Jean Wu (Arizona State University)	21
High-Performance GPU Transactional Memory via Eager Conflict Detection 23  Xiaowei Ren (The University of British Columbia) and Mieszko Lis (The  University of British Columbia)	35
Efficient and Fair Multi-programming in GPUs via Effective Bandwidth Management	17
Session 4A: Microarchitecture and Benchmark	
A Novel Register Renaming Technique for Out-of-Order Processors	59
Wait of a Decade: Did SPEC CPU 2017 Broaden the Performance Horizon?  Reena Panda (The University of Texas at Austin), Shuang Song (The University of Texas at Austin), Joseph Dean (The University of Texas at Austin), and Lizy K. John (The University of Texas at Austin)	71
Architectural Support for Task Dependence Management with Flexible Software Scheduling	33
GDP: Using Dataflow Properties to Accurately Estimate Interference-Free Performance at Runtime	)6

### **Session 4B: Persistent and NVM Memory** Sihang Liu (University of Virginia), Aasheesh Kolli (VMware Research and Pennsylvania State University), Jinglei Ren (Microsoft Research), and Samira Khan (University of Virginia) Dongliang Xue (Shanghai Jiao Tong University), Chao Li (Shanghai Jiao Tong University), Linpeng Huang (Shanghai Jiao Tong University), Chentao Wu (Shanghai Jiao Tong University), and Tianyou Li (Intel Asia Pacific R&D Co.) Matheus Almeida Ogleari (University of California), Ethan L. Miller (University of California), and Jishen Zhao (University of California) SeyedMohammad Seyedzadeh (University of Pittsburgh), Alex Jones (University of Pittsburgh), and Rami Melhem (University of Pittsburgh) Session 5A: GPU Chenhao Xie (University of Houston), Xin Fu (University of Houston), and Shuaiwen Song (Pacific Northwest National Lab) Warp Scheduling for Fine-Grained Synchronization 375 Ahmed ElTantawy (Huawei) and Tor M. Aamodt (University of British Columbia) *Keunsoo Kim (Yonsei University) and Won Woo Ro (Yonsei University)* Abdulaziz Tabbakh (University of Southern California), Xuehai Qian (University of Southern California), and Murali Annavaram (University of Southern California) **Session 5B: Secure Memory** D-ORAM: Path-ORAM Delegation for Low Execution Interference on Cloud Servers with Untrusted Memory 416 Rujia Wang (University of Pittsburgh), Youtao Zhang (University of Pittsburgh), and Jun Yang (University of Pittsburgh) Ali Shafiee (University of Utah), Rajeev Balasubramonian (University of Utah), Mohit Tiwari (University of Texas), and Feifei Li

(University of Utah)

Comprehensive VM Protection Against Untrusted Hypervisor Through Retrofitted AMD Memory Encryption Yuming Wu (Institute of Parallel and Distributed Systems), Yutao Liu (Institute of Parallel and Distributed Systems), Ruifeng Liu (Institute of Parallel and Distributed Systems), Haibo Chen (Institute of Parallel and Distributed Systems), Binyu Zang (Institute of Parallel and Distributed Systems), and Haibing Guan (Institute of Parallel and Distributed Systems)	ı 441
SYNERGY: Rethinking Secure-Memory Design for Error-Correcting Memories  Gururaj Saileshwar (Georgia Institute of Technology), Prashant J. Nair  (IBM Research), Prakash Ramrakhyani (ARM Research), Wendy Elsasser  (ARM Research), and Moinuddin K. Qureshi (Georgia Institute of Technology)	454
Session 6A: Novel Architecture	
A Case for Packageless Processors  Saptadeep Pal (University of California), Daniel Petrisko (University of Illinois at Urbana-Champaign), Adeel A. Bajwa (University of California), Puneet Gupta (University of California), Subramanian S. Iyer (University of California), and Rakesh Kumar (University of Illinois at Urbana-Champaign)	466
Extending the Power-Efficiency and Performance of Photonic Interconnects for Heterogeneous  Multicores with Machine Learning	480
Routerless Network-on-Chip  Fawaz Alazemi (Oregon State University), Arash AziziMazreah (Oregon  State University), Bella Bose (Oregon State University), and Lizhong  Chen (Oregon State University)	492
HeatWatch: Improving 3D NAND Flash Memory Device Reliability by Exploiting Self-Recovery and Temperature Awareness	504
Session 6B: In-memory Computing	
RC-NVM: Enabling Symmetric Row and Column Memory Accesses for In-memory Databases	518
GraphR: Accelerating Graph Processing Using ReRAM  Linghao Song (Duke University), Youwei Zhuo (University of Southern  California), Xuehai Qian (University of Southern California), Hai Li  (Duke University), and Yiran Chen (Duke University)	531

GraphP: Reducing Communication for PIM-Based Graph Processing with Efficient Data Partition	. 544
PM3: Power Modeling and Power Management for Processing-in-Memory  Chao Zhang (Peking University), Tong Meng (Peking University), and  Guangyu Sun (Peking University)	. 558
Session 7A: Industry Track	
Don't Correct the Tags in a Cache, Just Check Their Hamming Distance from the Lookup Tag	. 571
Reliability-Aware Data Placement for Heterogeneous Memory Architecture  Manish Gupta (UCSD), Vilas Sridharan (AMD), David Roberts (AMD),  Andreas Prodromou (UCSD), Ashish Venkat (UCSD), Dean Tullsen (UCSD),  and Rajesh Gupta (UCSD)	.583
SmarCo: An Efficient Many-Core Processor for High-Throughput Applications in Datacenters  Dongrui Fan (Institute of Computing Technology), Wenning Li (Institute of Computing Technology), Xiaochun Ye (Institute of Computing Technology), Da Wang (Institute of Computing Technology), Hao Zhang (Institute of Computing Technology), Zhimin Tang (Institute of Computing Technology), and Ninghui Sun (Institute of Computing Technology)	596
Lost in Abstraction: Pitfalls of Analyzing GPUs at the Intermediate Language Level  Anthony Gutierrez (Advanced Micro Devices), Bradford M. Beckmann (Advanced Micro Devices), Alexandru Dutu (Advanced Micro Devices), Joseph Gross (Advanced Micro Devices), Michael LeBeane (Advanced Micro Devices), John Kalamatianos (Advanced Micro Devices), Onur Kayiran (Advanced Micro Devices), Matthew Poremba (Advanced Micro Devices), Brandon Potter (Advanced Micro Devices), Sooraj Puthoor (Advanced Micro Devices), Matthew D. Sinclair (Advanced Micro Devices), Mark Wyse (Advanced Micro Devices), Jieming Yin (Advanced Micro Devices), Xianwei Zhang (Advanced Micro Devices), Akshay Jain (Purdue University), and Timothy Rogers (Purdue University)	. 608

### **Session 7B: Best of CAL**

## **Session 8A: Industry Track (Applications)**

Applied Machine Learning at Facebook: A Datacenter Infrastructure Perspective	620
Amdahl's Law in Big Data Analytics: Alive and Kicking in TPCx-BB (BigBench)  Daniel Richins (The University of Texas at Austin), Tahrina Ahmed (Stanford University), Russell Clapp (Intel), and Vijay Janapa Reddi (Google)	630
Memory Hierarchy for Web Search  Grant Ayers (Stanford University), Jung Ho Ahn (Seoul National University), Christos Kozyrakis (Stanford University), and Parthasarathy Ranganathan (Google)	643
Characterizing Resource Sensitivity of Database Workloads	657
Session 8B: Memory	
ERUCA: Efficient DRAM Resource Utilization and Resource Conflict Avoidance for Memory System Parallelism Sangkug Lym (The University of Texas at Austin), Heonjae Ha (Stanford University), Yongkee Kwon (The University of Texas at Austin), Chun-kai Chang (The University of Texas at Austin), Jungrae Kim (Microsfot), and Matta Erez (The University of Texas at Austin)	670
DUO: Exposing On-Chip Redundancy to Rank-Level ECC for High Reliability	683
Memory System Design for Ultra Low Power, Computationally Error Resilient Processor  Microarchitectures	696
NACHOS: Software-Driven Hardware-Assisted Memory Disambiguation for Accelerators  Naveen Vedula (Simon Fraser University), Arryindh Shriraman (Simon  Fraser University), Snehasish Kumar (Simon Fraser University), and  William N Sumner (Simon Fraser University)	710

### **Session 9A: Accelerators**

OuterSPACE: An Outer Product Based Sparse Matrix Multiplication Accelerator  Subhankar Pal (University of Michigan), Jonathan Beaumont (University of Michigan), Dong-Hyeon Park (University of Michigan), Aporva  Amarnath (University of Michigan), Siying Feng (University of Michigan), Chaitali Chakrabarti (Arizona State University), Hun-Seok  Kim (University of Michigan), David Blaauw (University of Michigan), Trevor Mudge (University of Michigan), and Ronald Dreslinski (University of Michigan)	724
Searching for Potential gRNA Off-Target Sites for CRISPR/Cas9 Using Automata Processing Across Different Platforms  Chunkun Bo (University of Virginia), Vinh Dang (University of Virginia), Elaheh Sadredini (University of Virginia), and Kevin Skadron (University of Virginia)	737
Characterizing and Mitigating Output Reporting Bottlenecks in Spatial Automata Processing Architectures  Jack Wadden (University of Virginia), Kevin Angstadt (University of Michigan), and Kevin Skadron (University of Virginia)  Session 9B: Power	749
Power and Energy Characterization of an Open Source 25-Core Manycore Processor  Michael McKeown (Princeton University), Alexey Lavrov (Princeton  University), Mohammad Shahrad (Princeton University), Paul J. Jackson (Princeton University), Yaosheng Fu (Princeton University), Jonathan  Balkind (Princeton University), Tri M. Nguyen (Princeton University),  Katie Lim (Princeton University), Yanqi Zhou (Princeton University), and David Wentzlaff (Princeton University)	762
A Spot Capacity Market to Increase Power Infrastructure Utilization in Multi-tenant Data Centers	776
GPGPU Power Modeling for Multi-domain Voltage-Frequency Scaling	789
Author Index	801