

2018 31st International Conference on VLSI Design (VLSID 2018) and 2018 17th International Conference on Embedded Systems (ES 2018)

**Pune, India
6-10 January 2018**



**IEEE Catalog Number: CFP18041-POD
ISBN: 978-1-5386-3693-0**

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18041-POD
ISBN (Print-On-Demand):	978-1-5386-3693-0
ISBN (Online):	978-1-5386-3692-3
ISSN:	1063-9667

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2018 31th International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems

VLSID 2018

Table of Contents

Message from the General Chair	xiii
Message from the Technical Program Co-Chairs.....	xiv
Message from the Organizing Co-Chairs.....	xv
Message from the Tutorial Chair.....	xvi
Message from the Steering Committee Chair.....	xvii
Message from the President, VLSI Society of India.....	xviii
About the Cover from the Publication Chair.....	xix
VLSI Design 2017 Conference Steering Committee.....	xx
VLSI Design and ES 2018 Conference Committees.....	xxi
Technical Program Committee.....	xxiii
Reviewers.....	xxiv
VLSI Design Conference History	xxviii
Embedded Systems Design Conference History.....	xxx
Tutorial T1A: Assistive Technology for Visually Impaired: Embedded & Vision Solutions.....	xxxix
Tutorial T1B: Emerging Computational Devices, Architectures and Computational Models.....	xxxiii
Tutorial T1C: High-Speed Serial Links: Architectures and Circuits for Clock and Data Recovery (CDR).....	xxxv
Tutorial T2A: Safe Autonomous Systems: Real-Time Error Detection and Correction in Safety-Critical Signal Processing and Control Algorithms.....	xxxvii
Tutorial T2B: Hardware Intellectual Property (IP) Security and Trust: Challenges and Solutions	xxxix
Tutorial T2C: Beyond von-Neumann Computing: Devices, Circuits, and Applications	xli

Tutorial T2D: Privacy Assurances in the Internet of Things (IoT) World.....	xlii
Tutorial T2E: Pre-Silicon Verification and Post-Silicon Validation: Dramatic Improvements through Disruptive Innovations.....	xliii
Tutorial T2F: Silicon Nanophotonics for Future Manycore Chips: Opportunities and Challenges.....	xlvi
Special Session: Design of Energy-Efficient and Reliable VLSI Systems: A Data-Driven Perspective.....	xlvi
Special Session: Advances in Power Management Integrated Circuits	li

Track 1A: Analog/RF - I

A Systematic Approach to Determining the Weights of the Capacitors in the DAC of a Non-binary Redundant SAR ADCs	1
<i>Uma Mukund Kulkarni, Chetan Parikh, and Subhajit Sen</i>	
Mitigating Aperture Error in Pipelined ADCs Without a Front-end Sample-and-Hold Amplifier	7
<i>Diego James, Abishek T. Kunnath, A. Purushothaman, and Bibhu Datta Sahoo</i>	
A 12.5Gbps Transmitter for Multi-standard SERDES in 40nm Low Leakage CMOS Process	13
<i>Biman Chattopadhyay, Sharath N. Bhat, Gopalkrishna Nayak, and Ravi Mehta</i>	
An Ultra Low Power, 10-Bit Two-Step Flash ADC for Signal Processing Applications	19
<i>Mahesh Kumar Adimulam, Amit Kapoor, Sreehari Veeramachaneni, and M.B. Srinivas</i>	

Track 1B: Power Management

Rescheduling of Power Gating Instructions for Reduction of In-rush Current	25
<i>Sumanta Pyne</i>	
Dynamic Thermal Management by Using Task Migration in Conjunction with Frequency Scaling for Chip Multiprocessors	31
<i>Alankar V. Umdekar, Arijit Nath, Shirshendu Das, and Hemangee K. Kapoor</i>	
Formal Methods for Coverage Analysis of Power Management Logic with Mixed-Signal Components	37
<i>Sudipa Mandal, Aritra Hazra, Pallab Dasgupta, and Rama Mohan Chunduri</i>	
DPFair Scheduling with Slowdown and Suspension	43
<i>Sanjay Moulik, Arnab Sarkar, and Hemangee K. Kapoor</i>	

Track 1C: FPGA - I

Fault-Tolerant Learning in Spiking Astrocyte-Neural Networks on FPGAs	49
<i>Anju P. Johnson, Junxiu Liu, Alan G. Millard, Shyan Karim, Andy M. Tyrrell, Jim Harkin, Jon Timmis, Liam McDaid, and David M. Halliday</i>	
FPGA Implementation of an Improved Watchdog Timer for Safety-Critical Applications	55
<i>Ravi Krishnan Unni, Vijayanand P., and Y. Dilip</i>	
Image Compression Using 2D-Discrete Wavelet Transform on a Light Weight Reconfigurable Hardware	61
<i>Nupur Jain, Mansi Singh, and Biswajit Mishra</i>	
YaNoC: Yet Another Network-on-Chip Simulation Acceleration Engine Using FPGAs	67
<i>Khyamling Parane, Basavaraj Talawar, and Prabhu Prasad B. M.</i>	

Track 2A: Security - I

An Energy-Efficient Trusted FSM Design Technique to Thwart Fault Injection and Trojan Attacks	73
<i>Vijaypal Singh Rathor, Bharat Garg, and G. K. Sharma</i>	
Novel Variability Aware Path Selection for Self-Referencing Based Hardware Trojan Detection	79
<i>Vaikuntapu Ramakrishna, Lava Bhargava, and Vineet Sahula</i>	
A Secure Low-Cost Edge Device Authentication Scheme for the Internet of Things	85
<i>Ujjwal Guin, Adit Singh, Mahabubul Alam, Janice Cañedo, and Anthony Skjellum</i>	
Hardware Trojan Detection Using ATPG and Model Checking	91
<i>Jonathan Cruz, Farimah Farahmandi, Alif Ahmed, and Prabhat Mishra</i>	

Track 2B: Test

Towards Single Pin Scan for Extremely Low Pin Count Test	97
<i>Mudasir S. Kawoosa, Rajesh K. Mittal, Maheedhar Jalasuthram, and Rubin A. Parekhji</i>	
Test-Time Reduction for Power-Aware 3D-SoC	103
<i>Sabyasachee Banerjee, Subhashis Majumder, and Bhargab B. Bhattacharya</i>	
Identification of Faulty TSVs in 3D IC During Pre-Bond Testing	109
<i>Dilip Kumar Maity, Surajit Kumar Roy, and Chandan Giri</i>	
Modeling & Analysis of Redundancy Based Fault Tolerance for Permanent Faults in Chip Multiprocessor Cache	115
<i>Avishek Choudhury and Biplab K. Sikdar</i>	

Track 2C: Devices and Emerging Technologies

Exact Synthesis of Biomolecular Protocols for Multiple Sample Pathways on Digital Microfluidic Biochips	121
<i>Oliver Keszocze, Mohamed Ibrahim, Robert Wille, Krishnendu Chakrabarty, and Rolf Drechsler</i>	
Design Optimization at the Fluid-Level Synthesis for Safe and Low-Cost Droplet-Based Microfluidic Biochips	127
<i>Arpan Chakraborty, Piyali Datta, and Rajat Kumar Pal</i>	

Hysteresis Free sub-60 mV/dec Subthreshold Swing in Junctionless MOSFETs	133
<i>Manish Gupta and Abhinav Kranti</i>	
New Asymmetric Atomistic Model for the Analysis of Phase-Engineered MoS ₂ -Gold Top Contact	139
<i>Richa Chakravarty, Dipankar Saha, and Santanu Mahapatra</i>	

Track 3A: Security - II

Power Side Channel Resistance of RNS Secure Logic	143
<i>Ravikumar Selvam and Akhilesh Tyagi</i>	
Positive Feedback Symmetric Adiabatic Logic Against Differential Power Attack	149
<i>Bhuvana B. P. and V. S. Kanchana Bhaaskaran</i>	
Online Detection and Reactive Countermeasure for Leakage from BPU Using TVLA	155
<i>Sarani Bhattacharya, Shivam Bhasin, and Debdeep Mukhopadhyay</i>	
Secure Neural Circuits to Mitigate Correlation Power Analysis on SHA-3 Hash Function	161
<i>James Thesing and Dhireesha Kudithipudi</i>	

Track 3B: Oscillators

A Novel Zero Blind Zone Phase Frequency Detector for Fast Acquisition in Phase Locked Loops	167
<i>Sucheth S. Kuncham, Manasa Gadiyar, Sushmitha Din K., Kiran Kumar Lad, and Tonse Laxminidhi</i>	
A 1.2 pJ/cycle KHz Timer Circuit for Heavily Duty-Cycled Systems	171
<i>Manikandan R. R., Vipul Singhal, Rajat Chauhan, Vinod Menezes, and Mahesh Mehendale</i>	
A Quadrature-Phase Voltage Controlled Oscillator for Offset Phase and Frequency Compensation	177
<i>Pragya Maheshwari, Pavan Kumar Sadhu, Mukesh Deharia, Nandakumar Nambath, and Shalabh Gupta</i>	
CMOS Oscillator Having Stable Frequency with Process, Temperature and Voltage Variation	181
<i>Vikas Rana</i>	

Track 3C: FPGA - II

High Speed FPGA Fabric Aware CSD Recoding with Run-Time Support for Fault Localization	186
<i>Ayan Palchoudhuri and Anindya Sundar Dhar</i>	
A Low-Power Circuit for Adaptive Dynamic Programming	192
<i>Nan Zheng and Pinaki Mazumder</i>	
Low Power Configurable Readout Integrated Circuit for Infrared Detector	198
<i>Hari Shanker Gupta, Pranoy Datta, Maryam Shojaei Baghini, A. S. Kiran Kumar, and Dinesh K. Sharma</i>	

Track 4A: Analog/RF - II

Feedback Biasing Based Adjustable Gain Ultrasound Preamplifier for CMUTs in 45nm CMOS	204
<i>Linga Reddy Cenkeramaddi</i>	
A High Efficiency Body Injected Differential Power Amplifier at 2.4GHz for Low Power Applications	208
<i>Mannem Naga Sasikanth and Tarun Kanti Bhattacharyya</i>	
A Novel Low Power G m-C Continuous-Time Analog Filter with Wide Tuning Range	214
<i>P. S. Veerendranath, Vasantha M.H., Nithin Kumar Y.B., and Edoardo Bonizzoni</i>	
0.36 nJ/bit MedRadio Band OOK Transmitter for Wearable Healthcare Applications	220
<i>Abhishek Srivastava and Maryam Shojaei Baghini</i>	

Track 4B: Special Session - Power Management Integrated Circuits

Time-Based PWM Controller for Fully Integrated High Speed Switching DC-DC Converters — An Alternative to Conventional Analog and Digital Controllers	226
<i>Qadeer A. Khan, Seong-Joong Kim, and Pavan Kumar Hanumolu</i>	
Flipped Voltage Follower Based Low Dropout (LDO) Voltage Regulators: A Tutorial Overview	232
<i>Punith R. Surkanti, Annajirao Garimella, and Paul M. Furth</i>	

Track 4C: Special Session - Energy Efficient and Reliable VLSI Systems

Overcoming Energy and Reliability Challenges for IoT and Mobile Devices with Data Analytics	238
<i>Sudeep Pasricha</i>	
Data-Driven Resiliency Solutions for Boards and Systems	244
<i>Shi Jin and Krishnendu Chakrabarty</i>	

Track 5A: Reliability and SRAMs

Single-Error Hardened and Multiple-Error Tolerant Guarded Dual Modular Redundancy Technique	250
<i>Sai Aparna Aketi, Joyce Mekie, and Hemal Shah</i>	
Impact of Device Aging on Early Mode Failures in Pulsed Latches	256
<i>Ankur Shukla, Rahul M. Rao, and James D. Warnock</i>	
A 0.6V Retention VMIN Ultra-Low Leakage High Density 6T SRAM in 40nm CMOS Technology Using Adaptive Source Bias	261
<i>Ashish Kumar and G.S. Visweswaran</i>	
A 7-Nm Dual Port 8T SRAM with Duplicated Inter-Port Write Data to Mitigate Write Disturbance	266
<i>M. Sultan M. Siddiqui, Sumit Srivastav, Dattatray Ramrao Wanjul, Manankumar Suthar, and Sudhir Kumar</i>	

Track 5B: VLSI Architecture

An Efficient VLSI Architecture for Convolution Based DWT Using MAC	271
<i>Mohamed Asan Basiri M. and Noor Mahammad Sk</i>	
Hardware-Efficient and Wide-Band Frequency-Domain Energy Detector for Cognitive-Radio Wireless Network	277
<i>Maresh S. Murty and Rahul Shrestha</i>	
Area and Power Efficient VLSI Architecture of Distributed Arithmetic Based LMS Adaptive Filter	283
<i>Mohd. Tasleem Khan and Shaik Rafi Ahamed</i>	
Novel High Speed Vedic Multiplier Proposal Incorporating Adder Based on Quaternary Signed Digit Number System	289
<i>Preyesh Dalmia, Vikas, Abhinav Parashar, Akshi Tomar, and Neeta Pandey</i>	

Track 5C: Design Automation

Design Space Exploration of an Execution-Driven Functional Simulation Methodology	295
<i>Ipsita Biswas Mahapatra, Utkarsh Agarwal, Chandrashekhar Azad, and S. K. Nandy</i>	
A Practical Methodology to Compress Technology Libraries Using Recursive Polynomial Representation	301
<i>Sneh Saurabh and Priyanka Mittal</i>	
CLRFrame: An Analysis Framework for Designing Cross-Layer Reliability in Embedded Systems	307
<i>Siva Satyendra Sahoo, Bharadwaj Veeravalli, and Akash Kumar</i>	
Computing Fréchet Distance Metric Based L-Shape Tile Decomposition for E-Beam Lithography	313
<i>Arindam Sinharay, Pranab Roy, and Hafizur Rahaman</i>	

Track 6A: Analog/RF - II

2nd Order Sallen Key Switched Capacitor LPF with N-type Transistors	319
<i>Kamal Chapagai, Pydi Bahubalindrani, and Nishtha</i>	
Pseudo-Continuous Output Switched-Capacitor Amplifier for Rail-to-Rail Current Sensing Application	325
<i>Anjali Gopinath, Ravi Kumar Adusumalli, Rohit Ranganathan, and Arya S.</i>	
Design Considerations of a Sub-50 μ -W Receiver Front-end for Implantable Devices in MedRadio Band	329
<i>Gregory Chang, Shovan Maity, Baibhab Chatterjee, and Shreyas Sen</i>	
A 0.6 mW 1.6 dB Noise Figure Inductorless Shunt Feedback Wideband LNA With Gm Enhancement and Current Reuse in 65 nm CMOS	335
<i>Narendra Nath Ghosh, Prakash Kumar Lenka, SriHarsa Vardan G, and Ashudeb Dutta</i>	

Track 6B: Regulators

An NMOS Low Drop-out Voltage Regulator with -17dB Wide-Band Power Supply Rejection for SerDes in 22FDX	341
<i>Nitin Bansal and Rahul Gupta</i>	
Single Inductor Dual Output Buck Converter for Low Power Applications and Its Stability Analysis	347
<i>Sowmya Sankaranarayanan, Kulkarni Chaitali Vinod, Aswanth Sreekumar, Tonse Laxminidhi, Vipul Singhal, and Rajat Chauhan</i>	
A 0.29ps FOM Fast Transient any Cap Stable LVR in 28FDSOI	353
<i>Nitin Bansal, Saurabh Kumar Singh, Hemant Shukla, and Madhvi Sharma</i>	
A High Performance Gated Voltage Level Translator with Integrated Multiplexer	358
<i>Dharshak B. S. and Rahul M. Rao</i>	

Track 6C: Embedded Systems - I

Accelerating Hash Computations Through Efficient Instruction-Set Customisation	362
<i>Mayuran Sivanesan, Anupam Chattopadhyay, and Ronak Bajaj</i>	
Lightweight Forth Programmable NoCs	368
<i>Vinay B. Y. Kumar, Deval Shah, Mandar Datar, and Sachin B. Patkar</i>	
An Adaptive Deflection Router with Dual Injection and Ejection Units for Mesh NoCs	374
<i>John Jose and Abhijit Das</i>	
Towards Near Data Processing of Convolutional Neural Networks	380
<i>Palash Das, Shivam Lakhotia, Prabodh Shetty, and Hemangee K. Kapoor</i>	

Track 7A: Security - III

PPU: Privacy-Aware Purchasing Unit for Residential Customers in Smart Electric Grids	386
<i>Amrita Roy Chowdhury and Parameswaran Ramanathan</i>	
A High-Performance and Area-Efficient VLSI Architecture for the PRESENT Lightweight Cipher	392
<i>Jai Gopal Pandey, Tarun Goel, and Abhijit Karmakar</i>	
Security Vulnerabilities of Unmanned Aerial Vehicles and Countermeasures: An Experimental Study	398
<i>Vishal Dey, Vikramkumar Pudi, Anupam Chattopadhyay, and Yuval Elovici</i>	

Track 7B: Verification and Validation

AMS-Miner: Mining AMS Assertions Using Interval Arithmetic	404
<i>Antonio Anastasio Bruto da Costa, Shriya Dharade, Sudipa Mandal, and Pallab Dasgupta</i>	
ELURA: A Methodology for Post-Silicon Gate-Level Error Localization Using Regression Analysis	410
<i>Ankit Jindal, Binod Kumar, Kanad Basu, and Masahiro Fujita</i>	

Combined Inference and Satisfiability Based Methods for Complete Signal Restoration in Post-Silicon Validation	416
<i>Xiaobang Liu and Ranga Vemuri</i>	
Track 7C: Memory	
Emerging FETs for Low Power and High Speed Embedded Dynamic Random Access Memory	422
<i>Md. Hasan Raza Ansari, Nupur Navlakha, Jyi-Tsong Lin, and Abhinav Kranti</i>	
Energy-Efficient Dynamic Data Encoding for Multi-level STT-MRAM	428
<i>Mohammad Gh. Alfaiakawi, Imtiaz Ahmad, and Sarah Elghandour</i>	
Switching-Time Dependent PUF Using STT-MRAM	434
<i>Ashwani Kumar, Shubham Sahay, and Manan Suri</i>	
Floating Point Multiplication Mapping on ReRAM Based In-memory Computing Architecture	439
<i>Tarun Vatwani, Arko Dutt, Debjyoti Bhattacharjee, and Anupam Chattopadhyay</i>	
Poster Papers	
Parasitic Aware Automatic Analog CMOS Circuit Design Environment Using ABC Algorithm	445
<i>Subhash J. Patel and Rajesh A. Thakker</i>	
A Temperature Compensated Read Assist for Low Vmin and High Performance High Density 6T SRAM in FinFET Technology	447
<i>Vinay Kumar, Ravindra kumar Shrivatava, and Madhav Mansukh Padaliya</i>	
FPGA Implementation of Power Management Algorithm for Wind Energy Storage System with Kalman Filter MPPT Technique	449
<i>Vulisi Narendra Kumar and Gayadhar Panda</i>	
A Novel Tool for Synthesis by Direct Mapping of Asynchronous Circuits from Extended STG Specifications	451
<i>Felipe Mendes, Tiago Curtinhas, Duarte L. Oliveira, Higor A. Delsoto, and Lester A. Faria</i>	
Optimized Concurrent Testing of Digital Microfluidic Biochips	453
<i>Sourav Ghosh, Hafizur Rahaman, and Chandan Giri</i>	
Self-Powered IoT Device for Indoor Applications	455
<i>Rolf Arne Kjellby, Thor Eirik Johnsrud, Svein Erik Loetveit, Linga Reddy Cenkeramaddi, Mohamed Hamid, and Baltasar Beferull-Lozano</i>	
Fault Tolerance in Network on Chip Using Bypass Path Establishing Packets	457
<i>Sharma Priya, Sukarn Agarwal, and Hemangee K. Kapoor</i>	
Impact of Variations on Synchronizer Performance: An Experimental Study	459
<i>Joycee Mekie, Prashansa Mukim, and Kimaya Kale</i>	
TileNET: Scalable Architecture for High-Throughput Ternary Convolution Neural Networks Using FPGAs	461
<i>Sahu Sai Vikram, Vibha Panty, Mihir Mody, and Madhura Purnaprajna</i>	
SHIRT (Self Healing Intelligent Real Time) Scheduling for Secure Embedded Task Processing	463
<i>Krishnendu Guha, Sangeet Saha, and Amlan Chakrabarti</i>	
Exploration of Loop Unroll Factors in High Level Synthesis	465
<i>Preeti Ranjan Panda, Namita Sharma, Srikanth Kurra, Khushboo Anil Bhartia, and Neeraj Kumar Singh</i>	
Securing Module-Less Synthesis on Cyberphysical Digital Microfluidic Biochips from Malicious Intrusions	467
<i>Sarit Chakraborty, Chandan Das, and Susanta Chakraborty</i>	
On the ESD Reliability Issues in Carbon Electronics: Graphene and Carbon Nano Tubes	469
<i>Nagothu Karmel Kranthi, Abhishek Mishra, Adil Meersha, and Mayank Shrivastava</i>	
Author Index	471