

---

# **Advanced Semiconductor-on-Insulator Technology and Related Physics 16**

---

**Editors:****Y. Omura**

Kansai University  
Suita, Osaka, Japan

**B.-Y. Nguyen**

Soitec  
Peabody, Massachusetts, USA

**J. A. Martino**

University of São Paulo  
São Paulo, Brazil

**J.-P. Raskin**

Universite Catholique de Louvain (UCL)  
Louvain-la-Neuve, Belgium

**F. Gamiz**

Universidad de Granada  
Granada, Spain

**H. Ishii**

Toyohashi University of Technology  
Toyohashi, Aichi, Japan

**S. Selberherr**

Institute for Microelectronics, TU Wien  
Vienna, Austria

**Sponsoring Division:****Electronics and Photonics**

Published by

**The Electrochemical Society**65 South Main Street, Building D  
Pennington, NJ 08534-2839, USA

tel 609 737 1902

fax 609 737 2743

www.electrochem.org

**ecs** transactions™**Vol. 53, No. 5**

---

Copyright 2013 by The Electrochemical Society.  
All rights reserved.

This book has been registered with Copyright Clearance Center.  
For further information, please contact the Copyright Clearance Center,  
Salem, Massachusetts.

Published by:

The Electrochemical Society  
65 South Main Street  
Pennington, New Jersey 08534-2839, USA

Telephone 609.737.1902  
Fax 609.737.2743  
e-mail: [ecs@electrochem.org](mailto:ecs@electrochem.org)  
Web: [www.electrochem.org](http://www.electrochem.org)

ISSN 1938-6737 (online)  
ISSN 1938-5862 (print)  
ISSN 2151-2051 (cd-rom)

ISBN 978-1-62332-027-0 (Softcover)  
ISBN 978-1-60768-378-0 (PDF)

Printed in the United States of America.

---

## Table of Contents

Preface *iii*

### Chapter 1 Opening and Plenary Session

Sharp Switching SOI Devices *3*  
*S. Cristoloveanu, J. Wan, C. Le Royer, A. Zaslavsky*

### Chapter 2 MEMS Technology

Turning an SOI Into MEMS Devices for Optics and RF *17*  
*H. Toshiyoshi*

Elimination of Curvature in Microelectromechanical-System Membrane *29*  
*T. Sakata, K. Yamaguchi, N. Nemoto, M. Usui, F. Sassa, K. Ono, K. Takagahara,  
K. Kuwabara, J. Kodate, Y. Jin*

### Chapter 3 Materials Technology

Atomic Scale Thickness Control of SOI Wafers for Fully Depleted Applications *39*  
*W. Schwarzenbach, N. Daval, V. Barec, O. Bonnin, P. E. Acosta-Alba, C. Maddalon,  
A. Chibko, T. Robson, B. Y. Nguyen, C. Maleville*

## Chapter 4

### Device Physics and Simulations

Lessons Learned from Low-Frequency Noise Studies on Fully Depleted UTBOX Silicon-On-Insulator nMOSFETs <i>E. R. Simoen, M. Aoulaiche, S. D. dos Santos, J. A. Martino, V. Strobel, B. Cretu, J. M. Routouré, R. Carin, A. Luque Rodríguez, J. A. Jiménez Tajada, C. Claeys</i>	49
Sharp-Switching High-Current Tunneling Devices <i>A. Zaslavsky, J. Wan, S. T. Le, P. Jannaty, S. Cristoloveanu, C. Le Royer, D. E. Perea, S. A. Dayeh, S. T. Picraux</i>	63
Impact of Dynamic Body Floating effect on Low-Energy Operation of XCT-SOI CMOS Devices with Aim of Sub-20-nm Regime <i>D. Ino, Y. Omura, D. Sato</i>	75
Influence of High Temperature on UTBB SOI nMOSFETs with and without Ground Plane <i>V. Sonnenberg Sr., V. T. Itocazu, J. A. Martino, E. R. Simoen, C. Claeys</i>	85
Tunnel FETs for Mixed-Signal System-On-Chip Applications <i>A. Mallik</i>	93
Dopant-Free CMOS on SOI: Multi-Gate Si-Nanowire Transistors for Logic and Memory Applications <i>U. Schwalke, T. Krauss, F. Wessely</i>	105
Performance of Junctionless Nanowire MOSFET as a Quasi-Linear Resistor <i>M. de Souza, R. T. Doria, R. D. Trevisoli, A. Cerdeira, M. Estrada, M. A. Pavanello</i>	115
Operation of Lateral SOI PIN Photodiodes with Back-Gate Bias and Intrinsic Length Variation <i>C. Novo, R. Giacomini, A. Afzalian, D. Flandre</i>	121
Enhancement of SOI Photodiode Sensitivity by Aluminum Grating <i>H. Inokawa, H. Satoh, K. Kawakubo, A. Ono</i>	127

## **Chapter 5 Circuit Technology**

Impact of Disturb on Retention Time in Single FBRAM Cells <i>S. D. dos Santos, T. Nicoletti, J. A. Martino, M. Aoulaiche, M. Jurczak, E. Simoen, C. Claeys</i>	133
---	-----

Semiconductor Film Bandgap Influence on Retention Time of UTBOX SOI 1T-FBRAM <i>K. R. A. Sasaki, A. Nissimoff, L. M. Almeida, M. Aoulaiche, E. Simoen, C. Claeys, J. A. Martino</i>	139
--	-----

## **Chapter 6 Analog Device Applications**

Analog Behavior of Submicron Graded-Channel SOI MOSFETs Varying Channel Length, Doping Concentration and Temperature <i>J. P. Nemer, M. de Souza, D. Flandre, M. A. Pavanello</i>	149
--	-----

Experimental Comparison between pTFET and pFinFET under Analog Operation <i>P. G. D. Agopian, J. A. Martino, R. Rooyackers, A. Vandooren, E. Simoen, C. Claeys</i>	155
---	-----

Influence of 45° Substrate Rotation on the Analog Performance of Biaxially Strained Silicon SOI MuGFETs <i>M. A. S. de Souza, R. T. Doria, J. A. Martino, E. Simoen, C. Claeys, M. A. Pavanello</i>	161
--	-----

## **Chapter 7 Strain Technology and Characterization**

Temperature Influence on Strained nMuGFETs after Proton Radiation <i>C. C. M. Bordallo, P. G. D. Agopian, J. A. Martino, E. Simoen, C. Claeys</i>	171
--	-----

Comparative Experimental Study between Tensile and Compressive Uniaxially Stressed nMuGFETs under X-ray Radiation Focusing on Analog Behavior <i>V. V. Peruzzi, S. P. Gimenez, P. G. D. Agopian, M. A. G. Silveira, J. A. Martino, E. Simoen, C. Claeys</i>	177
--	-----

Fin Dimension Influence on Mechanical Stressors in Triple-Gate SOI nMOSFETs <i>R. T. Bühlert, E. Simoen, P. G. D. Agopian, C. Claeys, J. A. Martino</i>	187
--	-----

## **Chapter 8**

### **Characterization and Related Physics**

Generation Rate Analysis of Different S/D Junction Engineering in Scaled UTBOX 1T-DRAM	195
<i>T. Nicoletti, K. R. A. Sasaki, S. D. dos Santos, J. A. Martino, M. Aoulaiche, E. Simoen, C. Claeys</i>	
Spin Lifetime Enhancement by Shear Strain in Thin Silicon-On-Insulator Films	203
<i>D. Osintsev, V. Sverdlov, S. Selberherr</i>	
Determination of Effective Capacitance Area for Pseudo-MOSFET Based Characterization of Bare SOI Wafers by Split-C(V) Measurements	209
<i>C. Fernandez, N. Rodriguez, A. Ohata, A. Diab, F. Gamiz, S. Cristoloveanu</i>	
Author Index	219