14th Annual International Wafer-Level Packaging Conference (IWLPC 2017)

San Jose, California, USA 24 - 26 October 2017

ISBN: 978-1-5108-6203-6

Printed from e-media with permission by:

Curran Associates, Inc. 57 Morehouse Lane Red Hook, NY 12571



Some format issues inherent in the e-media version may also appear in this print version.

Copyright© (2017) by Surface Mount Technology Association (SMTA) All rights reserved.

Printed by Curran Associates, Inc. (2018)

For permission requests, please contact Surface Mount Technology Association (SMTA) at the address below.

Surface Mount Technology Association (SMTA) 6600 City West Parkway Eden Prairie, MN 55344 USA

Phone: (952) 920-7682 Fax: (952) 926-1819

smta@smta.org

Additional copies of this publication are available from:

Curran Associates, Inc. 57 Morehouse Lane Red Hook, NY 12571 USA Phone: 845-758-0400

Fax: 845-758-2633

Email: curran@proceedings.com Web: www.proceedings.com

IWLPC Sessions at a Glance

	Tuesday, October 24, 2017					
7:00am	Registration Opens Session 1 Session 2 Session 3					
	WLP - 8:00am-10:00am (Oak) WLP Materials Chair: Luu Nguyen, Ph.D., Texas Instruments	3D - 8:00am-10:00am (Pine) Heterogeneous Integration Enablement Chair: Herb Reiter, eda 2 asic Consulting	Advanced Manufacturing & Test - 8:00am-10:00am (Cedar) Test Chair: Ira Feldman, Feldman Engineering Corp.			
8:00am	Co-Chair: Ron Legario, DuPont Low Temperature Curable PI/PBO for Wafer-Level Packaging Daisaku Matsukawa, Ph.D., Hitachi Chemical DuPont MicroSystems,	Co-Chair: Laurette Nacamulli, Dow Chemical Connectivity Management of Verticially Integrated Multi-Substrate Heterogeneous Packages Keith Felton, Mentor Graphics and	Co-Chair: Paul Werbaneth, Intevac Have you Designed for Manufacturing Test? Gerard John, Amkor Technology47			
	Ltd1 Enabling Fan-Out Wafer-Level Package (FOWLP) Through Innovative	Magesh Govindarajan, Qualcomm Technologies26 Underfill Dispensing for Chip-On-Wafer	Contactor Materials & Impacts on Tip Wear & Life for			
8:30am	Lithography and Electrodeposition Technology Bryan Buckalew, Lam Research7	Ondernii Disperising for Cirip-Ort-Water Akira Morita, Nordson AsymtekN/A	WLCSP Testing Jiachun(Frank) Zhou, Smiths Interconnect53			
9:00am	Wafer-Level Package Material and Process Hitoshi Onozeki, Hitachi Chemical Co., Ltd14	Application of Infrared Inspection to TCB and Die Placement Processes Justin Brubaker, Kulicke & Soffa Industries33	Hybrid Copper Dielectric Direct Bonding of 200 mm CMOS Wafers with Five Metal Levels: Morphologic, Electrical and Reliability Characterization Celso Cavaco, Ph.D., imec58			
9:30am	Novel Low-temperature Curable Positive-Tone Photosensitive Dielectric Materials with High Elongation for Panel Level Package Hitoshi Araki, Ph.D., Toray Industries, Inc20	Comparison of Different Communication Interfaces between Chips Assembled onto Silicon Interposer Andy Heinig, Fraunhofer IIS/EAS41	WLCSP Test Strategy Michael Frazier, Xcerra CorporationN/A			
	Networking Break (10:00am-10:30am) Interactive Presentations (10:00am-1:30pm) Bayshore Foyer Chair: Garrett Oakes, EV Group Presenters: Interconnect Reuse Resolution and Verification with Burn Compensation for HDAP Designs Zain Ali, Mentor Graphics 3D Wafer Level Compression Molding Technology Development For CMOS Image Sensor					
10:00am	Tony Curtis, FCI- Huatian Technologies					
	Application of Picosecond Ultrasonics for Advanced Packaging Process Monitoring and Control Priya Mukundhan, Rudolph Technologies					
	Full Wafer Redistrib	oution and Embedding as Key Technology for a Multi-Scale Neuromorph Kai Zoschke, Fraunhofer IZM	ic Hardware Cluster			
10:45am	Welcome Comments Oak Ballroom (2nd Floor) Curtis Zwenger, Amkor Technology IWLPC General Chair					
11:00am	KEYNOTE ADDRESS: The next step in Moore's law: Getting Rid of the Package and Replacing the Printed Circuit Board (Oak Ballroom) Solution (Oak Ballroom) Distinguished Chancellor's Professor, University of California, Los Angeles Chair. Cutis Zwenger, Amkor Technology					
11:45am		Lunch Break				
	Session 4 WLP - 1:00pm-3:00pm (Oak)	Session 5 3D - 1:00pm-3:00pm (Pine)	Session 6 Advanced Manufacturing & Test - 1:00pm-3:00pm (Cedar)			
	WLP Processes Chair: Steffen Kröhnert, NANIUM, S.A. Co-Chair: Jie Gong, Ph.D., KLA-Tencor	Novel Materials/Innovative Equipment Chair: Siqun (Sam) Gu, Huawei Co-Chair: Laurette Nacamulli, Dow Company	Productivity 1 Chair: Dale Gee, ON Semiconductor Co-Chair: Frank Zhou, Smiths Interconnect			
1:00pm	The Thermocure System as A Technical Enabler for Wafer-Level Packaging Applications Xiao Liu, Ph.D., Brewer Science Inc64	Photo-Sensitive Insulation Film for Encapsulation and Embedding Klichi Fukuhara, Ph.D., Hitachi Chemical Co., Ltd76	Rc Management for Next Generation PVD UBM/RDL Metallization Schemes Anthony Barker, Ph.D., SPTS Technologies Ltd94			
1:30pm	Critical Process Parameters for DPSS Laser Debonding Thomas Uhrmann, Ph.D., EV GroupN/A	The Benefits of Source Die Input Flexibility in a TCB Process Tom Strothmann, Kulicke & Soffa Industries82	Die-Level Traceability Using Adaptive Patterning Craig Bishop, Deca Technologies100			
2:00pm	Direct Write Lithography Approach for Wafer-Level Package Hiroshi Matsui, SCREEN Semiconductor SolutionsN/A	TMV Solutions Without Wet Chemistry Catherine Shearer, Ormet Circuits, IncN/A	Temporary Bonding for High Temperature Processing of Willow Thin Glass Robert Bellman, Ph.D., Corning, Inc104			
2:30pm	Electrical and Reliability of Ultra-fine Line Multi-Redistribution Layers Enabled by an Innovative Excimer Laser Dual Damascene Process for Wafer-Level Packaging Habib Hichri, Ph.D., SUSS MicroTec Photonic Systems Inc71	Toward a Flip-Chip Bonder Dedicated to Direct Bonding for Production Environment Pascal Metzger, Ph.D., SET88	Transfer of Wafer-Level Packaging to Panel Format Christian Onde, Ph.D., Atotech Deutschland GmbH110			
3:00pm		Networking Break Exhibit Hall				
3:30pm	Oak Ballroom (2nd Floor) Oak Ballroom (2nd Floor) Moderators: Jan Vardaman, TechSearch International, Inc. and Ira Feldman, Feldman Engineering Corp. Panelists: Timothy Kyman, Rudolph Technology T.H. Kim, nepes Corporation Kazuo Yasuda, SCREEN Tanya Braun Fraunhofer IZM Michael Frazier, Xcerra Corporation					
4:15pm - 5:30pm	Networking Reception					
	Networking Reception					

	Wednesday, October 25, 2017					
7:30am	Registration Opens					
8:30am	KEYNOTE ADDRESS: Samsung's FOPLP: Beyond Moore (Oak Ballroom) Richard (Kwang Wook) Bae Vice President, Corporate Strategy & Planning, Samsung Electro-Mechanics					
	Chair: Chris Scanlan, Deca Technologies					
9:15am	Networking Break Exhibit Hall					
	Session 7 WLP -9:45am -11:45am (Oak) Design and Process Technologies Chair: Tom Strothmann, Kulicke & Soffa Co-Chair: Luu Nguyen, Ph.D., Texas Instruments	Session 8 3D - 9:45am-11:45am (Pine) Processing Technologies, Challenges and Schemes Chair: Peter Ramm, Faunhofer EMFT Co-Chair:Jeremy Theil, Invensas	Session 9 Advanced Manufacturing & Test- 9:45am-11:45am (Cedar) Productivity 2 Chair: Garrett Oakes, EV Group Co-Chair: Shekar Krishnaswamy, Applied Materials			
9:45am	New CAD Tools Feature for Virtual Prototyping Tom Whipple, ZUKEN Inc117	Fan Out eWLB Technology as an Advanced System-in-Package Solution Jacinta Aman Lim, STATS ChipPAC131	Wafer Thinning In-Line Inspection Process Control Solution for High Volume Manufacturing Cleonisse Serrecchia, UnitySC152			
10:15am	Performance of Wafer-Level Interconnects in Metal-Embedded Chip Assembly (MECA) Technology Florian Herrault, Ph.D., HRL LaboratoriesN/A	Integration of a Chemically-Amplified Photoresist and an Advanced Packaging Stepper for Advanced Packaging Technologies Jack Mach, Rudolph TechnologiesN/A	Fine Pitch Cu Pillar Assembly Challenges for Advanced Flip Chip Package Nokibul Islam, Ph.D., STATS ChipPAC158			
10:45am	Electro-Mobility Requirements	Development of Hybrid Bond Interconnect Technology for Die- to-Wafer and Die-to-Die Applications Guilian Gao, Ph.D., Xperi136	Process and Productivity Results from a Carrier-Based Linear Transport PVD System for RDL Seed Layer Deposition in Fan-Out Packaging Applications Paul Werbaneth, Intevac, Inc164			
11:15am	Fine Pitch Plating Resist for High Density FO-WLP Hirokazu Sakakibara, JSR Corporation124	Dual side Chip Cooling Realized by Microfluidic Interposer Processing on 300mm Wafer Diameter Wolfram Steller, Ph.D. Fraunhofer IZM ASSID144	Fast Automated Wafer-Level Test Scheme for In-Line Quick Functional Reliability Krishna Mohan Chavali, GLOBALFOUNDRIES IncN/A			
11:45am	Lunch Break					
1:00pm	KEYNOTE ADDRESS: Innovative Packaging Technologies Usher in a New Era for Integration Solutions Oak Ballroom Han Byung Joon, Ph.D. Chief Executive Officer, STATS ChipPAC Chair: Chris Scanlan, Deca Technologies					
1:45pm	Networking Break					
	Session 10 WLP - 2:15pm-4:15pm (Oak) Fan-Out WLP Chair: Jan Vardaman, TechSearch International, Inc. Co-Chair: Steffen Kröhnert, NANIUM, S.A.	Session 11 3D - 2:15pm-4:15pm (Pine) Smart System Integration and Applications Chair: Jeremy Theil, Invensas Co-Chair: Shiqun (Sam) Gu, Huawei	Session 12 Advanced Manufacturing & Test - 2:15pm-4:15pm (Cedar) Inspection and Metrology Chair: Gerard John, Amkor Technology Inc. Co-Chair: Craig Bishop, Deca Technologies			
2:15pm	Fan- Out WLP Technology as Sensor Packaging Solution Lewis (In-Soo) Kang, nepes Corporation172	Technology Trends for Sensors using WLP and 3D TSV Integration Romain Fraux, Systems Plus ConsultingN/A	Advanced Packaging Inspection Solutions for FOPLP Processing Benjamin Meihack, P.E., Rudolph Technologies214			
2:45pm	Fan-Out Package Technology Based SiP for Advanced RF and High Performance Applications Gaurav Sharma, GLOBALFOUNDRIES US Inc176	Micro Thin-film Li-ion Battery Stacking Technology by Backside Via Last TSV for IoT Devices Yasuhiro Morikawa, ULVAC, Inc196	Optical Inspection Solutions for Fan Out Wafer and Panel-Level Packaging Modules Shye Shapira, Ph.D., Camtek220			
3:15pm	Challenges of Ball-Attach Process Using Flux for Fan Out Wafer/Panel Level Packaging Yan Liu, Ph.D., Indium Corporation182	Integration for Mobile Security, A Secure Smart Card Application René Puschmann, Fraunhofer IZM ASSID201	Challenges of ECD Fan Out in High Volume and Potential Solutions Cristina Chu, TEL NEXX226			
3:45pm	Fan Out Wafer and Panel Level Technology for Advanced LED Packaging Tanja Braun, Ph.D. Fraunhofer IZM189	Package Assembly Design Kits - The Technology Bridge between Chip Design and Wafer-Level Manufacturing and Assembly Jonathan Micksch, Amkor Technology210	Inspection Challenges in Fan Out Level Packaging Woo Young Han, P.E., Rudolph TechnologiesN/A			
4:15pm		Conference Ends				

	Thursday, October 26, 2017				
	7:30am Registration Opens				
Workshop#	Instructor	Time/Room	Торіс		
WS1	John Hunt, ASE (US) Inc.	8:30am-12:00pm San Martin	Fan Out Packaging - Technology Overview and Evolution		
WS2	Fernando Roa, Ph.D. Amkor Technology	8:30am-12:00pm San Carlos	Package on Package Design, Process and Quality		
WS3	John Lau, Ph.D., ASM Pacific Technology	С	Fan-Out Wafer-Level Packaging and 3D Packaging		
WS4	Rao Tummala, Ph.D., Georgia Institute of Technology	1:30pm-5:00pm San Martin	Future of Packaging: Embedded and Non-Embedded Format		