

2018 IEEE Custom Integrated Circuits Conference (CICC 2018)

**San Diego, California, USA
8-11 April 2018**

Pages 1-571



**IEEE Catalog Number: CFP18CIC-POD
ISBN: 978-1-5386-2484-5**

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18CIC-POD
ISBN (Print-On-Demand):	978-1-5386-2484-5
ISBN (Online):	978-1-5386-2483-8
ISSN:	0886-5930

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

HIGH-SPEED CONTACTLESS I/O FOR COMPUTING DEVICES	1
<i>C. Thakkar, J. Jaussi, B. Casper</i>	
A PROCESS AND TEMPERATURE INSENSITIVE CMOS LINEAR TIA FOR 100 GBPS/λ PAM-4 OPTICAL LINKS.....	9
<i>K. Lakshmikumar, A. Kurylak, M. Nagaraju, R. Booth, J. Pampanin</i>	
A 32 GB/S ADC-BASED PAM-4 RECEIVER WITH 2-BIT/STAGE SAR ADC AND PARTIALLY-UNROLLED DFE.....	13
<i>S. Kiran, Shengchang Cai, Ying Luo, S. Hoyos, S. Palermo</i>	
A 56 GB/S PAM4 RECEIVER WITH LOW-OVERHEAD THRESHOLD AND EDGE-BASED DFE FIR AND IIR-TAP ADAPTATION IN 65NM CMOS	17
<i>A. Roshan-Zamir, T. Iwai, Yang-Hang Fan, A. Kumar, Hae-Woong Yang, L. Sledjeski, J. Hamilton, S. Chandramouli, A. Aude, S. Palermo</i>	
A -236.3DB FOM SUB-SAMPLING LOW-JITTER SUPPLY-ROBUST RING-OSCILLATOR PLL FOR CLOCKING APPLICATIONS WITH FEED-FORWARD NOISE-CANCELLATION	21
<i>S. S. Nagam, P. R. Kinget</i>	
INTEGRATED CMOS TRANSCEIVERS DESIGN TOWARDS FLEXIBLE FULL DUPLEX (FD) AND FREQUENCY DIVISION DUPLEX (FDD) SYSTEMS.....	25
<i>Kun-Da Chu, M. Katanbaf, Chenxin Su, Tong Zhang, J. C. Rudell</i>	
A FULL-DUPLEX TRANSCEIVER FRONT-END RFIC WITH CODE-DOMAIN SPREAD SPECTRUM MODULATION FOR TX SELF-INTERFERENCE CANCELLATION AND IN-BAND JAMMER REJECTION	36
<i>Zhenqi Chen, D. Liao, F. F. Dai</i>	
A COMPACT 2.4GHZ POLAR/QUADRATURE RECONFIGURABLE DIGITAL POWER AMPLIFIER IN 28NM LOGIC LP CMOS	40
<i>Yiting Zhu, Liang Xiong, Yun Yin, Wei Luo, Bowen Chen, Tong Li, Hongtao Xu</i>	
A LOW-POWER SUB-GHZ RF RECEIVER FRONT-END WITH ENHANCED BLOCKER TOLERANCE.....	44
<i>Zhonghong Jiang, D. A. Johns, A. Liscidini</i>	
180VPP OUTPUT VOLTAGE, 24MHZ BANDWIDTH, LOW POWER CLASS AB CURRENT-FEEDBACK HIGH VOLTAGE AMPLIFIER FOR ULTRASOUND TRANSMITTERS	48
<i>D. Ghisu, A. Gambero, M. Terenzi, G. Ricotti, A. Moroni, S. Rossi</i>	
SYSTEM-LEVEL NOISE FILTERING AND LINEARIZATION (INVITED PAPER).....	52
<i>Tao He, G. C. Temes</i>	
A DIODE-LESS COMPACT VOLTAGE/FREQUENCY REFERENCE-IN-ONE	60
<i>A. Zanchi</i>	
PATHWAYS TO MM-SCALE DC-DC CONVERTERS: TRENDS, OPPORTUNITIES, AND LIMITATIONS.....	64
<i>J. T. Stauth</i>	
A CAPACITIVE DC-DC CONVERTER FOR STACKED LOADS WITH WIDE RANGE DVS ACHIEVING 98.2% PEAK EFFICIENCY IN 40NM CMOS.....	72
<i>T. Thielemans, N. Butzen, A. Sarafianos, M. Steyaert, F. Tavernier</i>	
A 78%-EFFICIENCY LI-ION-COMPATIBLE FULLY-INTEGRATED MODIFIED 4-LEVEL CONVERTER WITH 0.01-40MW DCM-OPERATION IN 28NM FDSOI.....	76
<i>S. S. Amin, P. P. Mercier</i>	
AN AC-COUPLED STACKED DUAL ACTIVE BRIDGE HYBRID DC-DC CONVERTER FOR BATTERY-TO-PROCESSOR POWER DELIVERY WITH 87.2% PEAK EFFICIENCY AND HIGH ACCURACY LOADLINE REGULATION	80
<i>Yongjun Li, M. John, Y. Ramadass, S. R. Sanders</i>	
A SWITCHING LINEAR REGULATOR BASED ON A FAST-SELF-CLOCKED COMPARATOR WITH VERY LOW PROBABILITY OF META-STABILITY AND A PARALLEL ANALOG RIPPLE CONTROL MODULE.....	84
<i>S. S. Kudva, S. Song, J. Poulton, J. Wilson, Wenxu Zhao, C. T. Gray</i>	
SELF-REGULATED VOLTAGE/CURRENT-MODE INTEGRATED POWER MANAGEMENT WITH SEAMLESS MODE TRANSITION AND EXTENDED INPUT-VOLTAGE RANGE	88
<i>H. S. Gougheri, M. Kiani</i>	

SINGLE-STAGE DUAL-OUTPUT AC-DC CONVERTER FOR WIRELESS POWER TRANSMISSION	91
<i>Zhongming Xue, Shiquan Fan, Lina Zhang, Zhuoqi Guo, Li Dong, Dan Li, Li Geng</i>	
SWITCHED INDUCTOR CAPACITOR BUCK CONVERTER WITH >85% POWER EFFICIENCY IN 100UA-TO-300MA LOADS USING A BANG-BANG ZERO-CURRENT DETECTOR.....	95
<i>Jongbeom Baek, Ji-Hun Lee, Se-Un Shin, Min-Yong Jung, Gyu-Hyeong Cho</i>	
A 0.6V 3.8μW ECG/BIO-IMPEDANCE MONITORING IC FOR DISPOSABLE HEALTH PATCH IN 40NM CMOS	99
<i>Jiawei Xu, Qiuyang Lin, Ming Ding, Yao Li, C. Van Hoof, W. Serdijin, N. Van Helleputte</i>	
A 6-BIT 0.81MW 700-MS/S SAR ADC WITH SPARKLE-CODE CORRECTION, RESOLUTION ENHANCEMENT, AND BACKGROUND WINDOW WIDTH CALIBRATION	103
<i>Yeonam Yoon, Nan Sun</i>	
DESIGN OF A 3.24μW, 39NV/√HZ CHOPPER AMPLIFIER WITH 5.5HZ NOISE CORNER FREQUENCY FOR INVASIVE NEURAL SIGNAL ACQUISITION	107
<i>Deng Luo, Milin Zhang, Zhihua Wang</i>	
ENERGY-EFFICIENT BRIDGE-TO-DIGITAL CONVERTERS.....	111
<i>Hui Jiang, K. A. A. Makinwa</i>	
A FULLY INTEGRATED DC TO 75MHZ CURRENT SENSING CIRCUIT WITH ON-CHIP ROGOWSKI COIL	118
<i>T. Funk, B. Wicht</i>	
PSEUDO-DIFFERENTIAL ANALOG READOUT CIRCUIT FOR MEMS MICROPHONES PERFORMING 135DBSPL AOP AND 66DBA SNR AT 1PA	122
<i>F. Barbieri, A. Barbieri, G. Nicollini</i>	
A 13NW TEMPERATURE-TO-DIGITAL CONVERTER UTILIZING SUB-THRESHOLD MOSFET OPERATION AT SUB-THERMAL DRAIN VOLTAGE.....	126
<i>T. Someya, A. K. M. M. Islam, T. Sakurai, M. Takamiya</i>	
ARTIFICIAL INTELLIGENCE MEETS LARGE-SCALE SENSING: USING LARGE-AREA ELECTRONICS (LAE) TO ENABLE INTELLIGENT SPACES.....	130
<i>M. Ozatay, L. Aygun, H. Jia, P. Kumar, Y. Mehlman, C. Wu, S. Wagner, J. C. Sturm, N. Verma</i>	
HIGHLY-INTEGRATED GUIDEWIRE VASCULAR ULTRASOUND IMAGING SYSTEM-ON-A-CHIP	138
<i>Jaemyung Lim, C. Tekes, A. Rezvanitabar, E. F. Arkan, F. L. Degertekin, M. Ghovanloo</i>	
A 6.3PJ/B 30MBPS -30DB SIR-TOLERANT BROADBAND INTERFERENCE-ROBUST HUMAN BODY COMMUNICATION TRANSCEIVER USING TIME DOMAIN SIGNAL-INTERFERENCE SEPARATION	142
<i>S. Maity, B. Chatterjee, Gregory Chang, S. Sen</i>	
A CMOS INDUCTORLESS MEDRADIO OOK TRANSCEIVER WITH A 42 μW EVENT-DRIVEN SUPPLY-MODULATED RX AND A 14% EFFICIENCY TX FOR MEDICAL IMPLANTS.....	146
<i>Mao-Cheng Lee, A. Karimi-Bidhendi, O. Malekzadeh-Arasteh, Po T. Wang, Z. Nenadic, An H. Do, P. Heydari</i>	
A RECEIVER/ANTENNA CO-DESIGN FOR A 1.5MJ PER FIX FULLY-INTEGRATED 10X10X6MM³ GPS LOGGER.....	150
<i>Hyeongseok Kim, N. Chiotellis, E. Ansari, M. Faisal, T. Jang, A. Grbic, Hun-Seok Kim, D. Blaauw, D. Wentzloff</i>	
ADIABATICALLY DRIVEN TOUCH CONTROLLER ANALOG FRONT-END FOR ULTRA-THIN DISPLAYS	154
<i>Jiheon Park, Young-Ha Hwang, Jonghyun Oh, Jun-Eun Park, Deog-Kyoon Jeong</i>	
DUAL-MODE, IN-PIXEL LINEAR AND SINGLE-PHOTON AVALANCHE DIODE READOUT FOR LOW-LIGHT DYNAMIC RANGE EXTENSION IN PHOTODETECTOR ARRAYS	158
<i>H. Ouh, M. L. Johnston</i>	
A PROGRAMMABLE CMOS TRANSCEIVER FOR STRUCTURAL HEALTH MONITORING.....	162
<i>Xinyao Tang, Haixiang Zhao, S. Mandal</i>	
A NOISE CIRCULATING CROSS-COUPLED VCO WITH A 195.6DBC/HZ FOM AND 50KHZ 1/F³ NOISE CORNER.....	166
<i>Fei Wang, Hua Wang</i>	
LOW NOISE RF QUADRATURE VCO USING TAIL-SWITCH NETWORK-BASED COUPLING IN 40 NM CMOS	170
<i>V. Natarajan, M. H. Naderi, J. Silva-Martinez</i>	
A 1.2PS-JITTER FULLY-SYNTHESIZABLE FULLY-CALIBRATED FRACTIONAL-N INJECTION-LOCKED PLL USING TRUE ARBITRARY NONLINEARITY CALIBRATION TECHNIQUE.....	174
<i>Bangan Liu, Huy C. Ngo, K. Nakata, Wei Deng, Yuncheng Zhang, J. Qiu, T. Yoshioka, J. Emmei, Haosheng Zhang, Jian Pang, A. T. Narayanan, Dongsheng Yang, Hanli Liu, K. Okada, A. Matsuzawa</i>	

A 1.6PS PEAK-INL 5.3NS RANGE TWO-STEP DIGITAL-TO-TIME CONVERTER IN 65NM CMOS	178
<i>A. Elmallah, M. G. Ahmed, A. Elkholy, Woo-Seok Choi, P. K. Hanumolu</i>	
CMOS BIOCHIPS: CHALLENGES AND OPPORTUNITIES	182
<i>A. Hassibi, N. Wood, A. Manickam</i>	
A 16×20 ELECTROCHEMICAL CMOS BIOSENSOR ARRAY WITH IN-PIXEL AVERAGING USING POLAR MODULATION	189
<i>Chung-Lun Hsu, A. Sun, Yunting Zhao, E. Aronoff-Spencer, D. A. Hall</i>	
A SUB-1 μW MULTIPARAMETER INJECTABLE BIOMOTE FOR CONTINUOUS ALCOHOL MONITORING	193
<i>Haowei Jiang, Xiahn Zhou, S. Kulkarni, M. Uranian, R. Seenivasan, D. A. Hall</i>	
CMOS ELECTRONICS PROBE INSIDE A CELLULAR NETWORK (INVITED REVIEW PAPER)	197
<i>J. Abbott, Ling Qin, Tianyang Ye, M. Jorgolli, R. S. Gertner, Hongkun Park, D. Ham</i>	
STIMDUST: A 6.5MM³, WIRELESS ULTRASONIC PERIPHERAL NERVE STIMULATOR WITH 82% PEAK CHIP EFFICIENCY	204
<i>B. C. Johnson, K. Shen, D. Piech, M. M. Ghanbari, Ka Yiu Li, R. Neely, J. M. Carmena, M. M. Maharbiz, R. Muller</i>	
TOWARDS A 1.1 MM² FREE-FLOATING WIRELESS IMPLANTABLE NEURAL RECORDING SOC	208
<i>Pyungwoo Yeon, M. S. Bakir, M. Ghovanloo</i>	
A WIRELESS, LOW-DRIFT, IMPLANTABLE INTRAOCULAR PRESSURE SENSOR WITH PARYLENE-ON-OIL ENCAPSULATION	212
<i>A. Agarwal, A. Shapero, D. Rodger, M. Humayun, Yu-Chong Tai, A. Emami</i>	
CIRCUIT AND ANTENNA-IN-PACKAGE INNOVATIONS FOR SCALED MMWAVE 5G PHASED ARRAY MODULES (INVITED)	216
<i>A. Valdes-Garcia, B. Sadhu, Xiaoxiong Gu, Y. Tousi, Duixian Liu, S. K. Reynolds, J. Haillin, S. Sahl, L. Rexberg</i>	
A 64-67GHZ PARTIALLY-OVERLAPPED PHASE-AMPLITUDE-CONTROLLED 4-ELEMENT BEAMFORMING-MIMO RECEIVER	224
<i>H. Mohammadnezhad, R. Abedi, A. Esmaili, P. Heydari</i>	
A 26.6MW 1GB/S DUAL-ANTENNA WIDEBAND RECEIVER WITH AUTO BEAM STEERING FOR SECURE PROXIMITY COMMUNICATIONS	228
<i>Dang Liu, Xiaohua Huang, Zhendong Ding, Haixin Song, Woogeun Rhee, Zhihua Wang</i>	
300-GHZ CMOS QPSK TRANSMITTER FOR 30-GBPS DIELECTRIC WAVEGUIDE COMMUNICATION	232
<i>Qian Zhong, Zhiyu Chen, N. Sharma, S. Kshattray, Wooyeol Choi, K. K. O</i>	
CMOS TERAHERTZ RECEIVERS	236
<i>Q. Zhong, W.-Y. Choi, D.-Y. Kim, Z. Ahmad, R. Xu, Y. Zhang, R. Han, S. Kshattray, N. Sharma, Z.-Y. Chen, D. Shim, S. Sankaran, E.-Y. Seok, C. Mao, F. C. De Lucia, J. P. McMillan, C. F. Neese, I. Kim, I. Momson, P. Yelleswarapu, S. Dong, B. Pouya, P. Byreddy, Z. Chen, Y. Zhu, S. Ghosh, T. Dinh, F. Jalalibidgoli, J. Newman</i>	
EMERGING DATA CONVERTER ARCHITECTURES AND TECHNIQUES (INVITED)	244
<i>G. Manganaro</i>	
A 1GSPS, 12-BIT, SINGLE-CHANNEL PIPELINED ADC WITH DEAD-ZONE-DEGENERATED RING AMPLIFIERS	252
<i>J. Lagos, B. Hershsberg, E. Martens, P. Wambacq, J. Craninckx</i>	
A 31.5-GHZ BW 6.4-B ENOB 56-GS/S ADC IN 28NM CMOS FOR 224-GB/S DP-16QAM COHERENT RECEIVERS	256
<i>Kexu Sun, Guanhua Wang, Ping Gui, Qing Zhang, S. Elahmadi</i>	
A 10-B 600-MS/S 2-WAY TIME-INTERLEAVED SAR ADC WITH MEAN ABSOLUTE DEVIATION BASED BACKGROUND TIMING-SKEW CALIBRATION	260
<i>Jeonggoo Song, Nan Sun</i>	
A 0.0013MM² 10B 10MS/S SAR ADC WITH A 0.0048MM² 42DB-REJECTION PASSIVE FIR FILTER	264
<i>P. Harpe</i>	
ANALOG/MIXED-SIGNAL DESIGN CHALLENGES IN 7-NM CMOS AND BEYOND	268
<i>A. L. S. Loke, Da Yang, Tin T. Wee, J. L. Holland, P. Isakanian, K. Rim, Sam Yang, J. S. Schneider, G. Nallapati, S. Dundigal, H. Lakdawala, B. Amelifard, Chulkyu Lee, B. McGovern, Paul S. Holdaway, Xiaohua Kong, B. M. Leary</i>	
BAG2: A PROCESS-PORTABLE FRAMEWORK FOR GENERATOR-BASED AMS CIRCUIT DESIGN	276
<i>Eric Chang, Jaeduk Han, Woorham Bae, Zhongkai Wang, N. Narevsky, B. Nikolic, E. Alon</i>	
A 28NM FDSOI 8192-POINT DIGITAL ASIC SPECTROMETER FROM A CHISEL GENERATOR	284
<i>S. Bailey, J. Wright, N. Mehta, R. Hochman, R. Jarnot, V. Milovanovic, D. Werthimer, B. Nikolic</i>	

COMPACT MODELING AND SIMULATION OF ACCELERATED CIRCUIT AGING	288
<i>D. Patra, Jiayang Zhang, Runsheng Wang, M. Katoozi, E. H. Cannon, Ru Huang, Yu Cao</i>	
9.1X ERROR ACCEPTABLE ADAPTIVE ARTIFICIAL NEURAL NETWORK COUPLED LDPC ECC FOR CHARGE-TRAP AND FLOATING-GATE 3D-NAND FLASH MEMORIES.....	292
<i>T. Nakamura, Y. Deguchi, K. Takeuchi</i>	
FUNCTIONAL SAFETY SOC FOR AUTONOMOUS DRIVING.....	296
<i>S. Shibahara</i>	
RRAM FABRIC FOR NEUROMORPHIC AND RECONFIGURABLE COMPUTE-IN-MEMORY SYSTEMS	304
<i>M. A. Zidan, Wei D. Lu</i>	
CASCADED AND RESONANT SRAM SUPPLY BOOSTING FOR ULTRA-LOW VOLTAGE COGNITIVE IOT APPLICATIONS.....	312
<i>R. V. Joshi, M. M. Ziegler, K. Swaminathan, N. Chandramoorthy</i>	
CHIPMUNK: A SYSTOLICALLY SCALABLE 0.9MM², 3.08 GOP/S/MW @ 1.2MW ACCELERATOR FOR NEAR-SENSOR RECURRENT NEURAL NETWORK INFERENCE.....	316
<i>F. Conti, L. Cavigelli, G. Paulin, I. Susmelj, L. Benini</i>	
SIMULTANEOUSLY ENSURING SMARTNESS, SECURITY, AND ENERGY EFFICIENCY IN INTERNET-OF-THINGS SENSORS.....	320
<i>A. O. Akmandor, Hongxu Yin, N. K. Jha</i>	
LEIA: A 2.05MM² 140MW LATTICE ENCRYPTION INSTRUCTION ACCELERATOR IN 40NM CMOS.....	328
<i>Shiming Song, Wei Tang, Thomas Chen, Zhengya Zhang</i>	
BINAREYE: AN ALWAYS-ON ENERGY-ACCURACY-SCALABLE BINARY CNN PROCESSOR WITH ALL MEMORY ON CHIP IN 28NM CMOS	332
<i>B. Moons, D. Bankman, Lita Yang, B. Murmann, M. Verhelst</i>	
HARDWARE FOR MACHINE LEARNING: CHALLENGES AND OPPORTUNITIES (INVITED PAPER)	336
<i>V. Sze, Yu-Hsin Chen, J. Emer, A. Suleiman, Zhengdong Zhang</i>	
A 3.125-TO-28.125 GB/S MULTI-STANDARD TRANSCEIVER WITH A FULLY CHANNEL- INDEPENDENT OPERATION IN 40NM CMOS	344
<i>J.-H. Yoon, K. Kwon, H.-M. Bae</i>	
A 25GB/S APD-BASED BURST-MODE OPTICAL RECEIVER WITH 2.24NS RECONFIGURATION TIME IN 28NM CMOS.....	348
<i>Kuan-Chang Chen, A. Emami</i>	
A 32-MW 40-GB/S CMOS NRZ TRANSMITTER	352
<i>Yikun Chang, A. Manian, Long Kong, B. Razavi</i>	
A 56 GB/S 6 MW 300 UM² INVERTER-BASED CTLE FOR SHORT-REACH PAM2 APPLICATIONS IN 16 NM CMOS	356
<i>Kevin Zheng, Y. Frans, Ken Chang, B. Murmann</i>	
GROUND-REFERENCED SIGNALING FOR INTRA-CHIP AND SHORT-REACH CHIP-TO- CHIP INTERCONNECTS.....	360
<i>W. J. Turner, J. W. Poulton, J. M. Wilson, Xi Chen, S. G. Tell, M. Fojtik, T. H. Greer, B. Zimmer, Sanquan Song, N. Nedovic, S. S. Kudva, S. R. Sudhakaran, R. Bashirullah, Wenxu Zhao, W. J. Dally, C. T. Gray</i>	
A 15GB/S 1.9PJ/BIT SUB-BAUD-RATE DIGITAL CDR.....	368
<i>Dongwook Kim, Woo-Seok Choi, A. Elkholy, J. Kenney, P. K. Hanumolu</i>	
A LOW-POWER INTEGRATED POWER CONVERTER FOR AN ELECTROMAGNETIC VIBRATION ENERGY HARVESTER WITH 150 MV-AC COLD STARTUP, FREQUENCY TUNING, AND 50 HZ AC-TO-DC CONVERSION	372
<i>U. Radhakrishna, P. Riehl, N. Desai, P. Nadeau, Yuechen Yang, A. Shin, Jeffrey H. Lang, A. P. Chandrakasan</i>	
A 14 NA QUIESCENT CURRENT INDUCTORLESS DUAL-INPUT-TRIPLE-OUTPUT THERMOELECTRIC ENERGY HARVESTING SYSTEM BASED ON A RECONFIGURABLE TEG ARRAY	376
<i>Qiping Wan, P. K.T. Mok</i>	
FULLY-INTEGRATED 57 MV COLD START OF A THERMOELECTRIC ENERGY HARVESTER USING A CROSS-COUPLED COMPLEMENTARY CHARGE PUMP.....	380
<i>S. Bose, T. Anand, M. L. Johnston</i>	
A FULLY INTEGRATED 28NM CMOS DUAL SOURCE ADAPTIVE THERMOELECTRIC AND RF ENERGY HARVESTING CIRCUIT WITH 110MV STARTUP VOLTAGE	384
<i>Yi-Wu Tang, Chien-Heng Wong, Yuan Du, Li Du, Yilei Li, Mau-Chung F. Chang</i>	
A 5μW-5MW INPUT POWER RANGE, 0-3.5V OUTPUT VOLTAGE RANGE RF ENERGY HARVESTER WITH POWER-ESTIMATOR-ENHANCED MPPT CONTROLLER.....	388
<i>Xingyi Hua, R. Harjani</i>	

FINITE-IMPULSE-RESPONSE (FIR) FEEDBACK IN CONTINUOUS-TIME DELTA-SIGMA CONVERTERS (INVITED PAPER).....	392
<i>S. Pavan</i>	
AN 85MHZ-BW 68.5DB-SNDR ASAR-ASSISTED CT 4-0 MASH $\Delta\Sigma$ MODULATOR WITH HALF-RANGE DITHERING-BASED DAC CALIBRATION IN 28NM CMOS.....	400
<i>Hui Liu, Xinpeng Xing, G. Gielen</i>	
A 1 V 175 μW 94.6 DB SNDR 25 KHZ BANDWIDTH DELTA-SIGMA MODULATOR USING SEGMENTED INTEGRATION TECHNIQUES.....	404
<i>Sheng-Hui Liao, Jieh-Tsorng Wu</i>	
A CONTINUOUS-TIME DELTA-SIGMA MODULATOR WITH SELF-ELD COMPENSATED QUANTIZER.....	408
<i>Changsok Han, Taewook Kim, N. Maghari</i>	
A 200MHZ-BW 0.13MM² 62DB-DR VCO-BASED NON-UNIFORM SAMPLING ADC WITH PHASE-DOMAIN LEVEL CROSSING IN 65NM CMOS.....	412
<i>Tzu-Fan Wu, Mike S.-W. Chen</i>	
A 1 MHZ BANDWIDTH, FILTERING CONTINUOUS-TIME DELTA-SIGMA ADC WITH 36 DBFS OUT-OF-BAND IIP₃ AND 76 DB SNDR	416
<i>S. Manivannan, S. Pavan</i>	
A 0.008MM² 2.4GHZ TYPE-I SUB-SAMPLING RING-OSCILLATOR-BASED PHASE-LOCKED LOOP WITH A -239.7DB FOM AND -64DBC REFERENCE SPURS	420
<i>S. S. Nagam, P. R. Kinget</i>	
A 46μW, 8.2MHZ SELF-THRESHOLD-TRACKING DIFFERENTIAL RELAXATION OSCILLATOR WITH 7.66PSRMS PERIOD JITTER AND 1.56PPM ALLAN DEVIATION FLOOR.....	424
<i>Shao-Yung Lu, Yu-Te Liao</i>	
A 350-MV, UNDER-200-PPM ALLAN DEVIATION FLOOR GATE-LEAKAGE-BASED TIMER USING AN AMPLIFIER-LESS REPLICA-BIAS SWITCHING TECHNIQUE IN 55-NM DDC CMOS	428
<i>A. Kobayashi, Y. Nishio, K. Hayashi, K. Nakazato, K. Niitsu</i>	
A 78.2NW 3-CHANNEL TIME-DELAY-TO-DIGITAL CONVERTER USING POLARITY COINCIDENCE FOR AUDIO-BASED OBJECT LOCALIZATION	432
<i>D. de Godoy, Xiaofan Jiang, P. R. Kinget</i>	
ADAPTIVE DIGITAL NOISE-CANCELLATION FILTERING USING CROSS-CORRELATORS FOR CONTINUOUS-TIME MASH ADC IN 28NM CMOS.....	436
<i>Yunzhi Dong, J. B-Silva, Qingdong Meng, Jialin Zhao, Wenhua Yang, T. Caldwell, H. Shibata, Zhao Li, D. Paterson, J. Gealow</i>	
WIRELESS DATA LINKS FOR NEXT-GENERATION NETWORKED MICRO-IMPLANTABLES.....	440
<i>Max L. Wang, S. Baltasvias, Ting C. Chang, M. J. Weber, J. Charthad, A. Arbabian</i>	
A 100 KB/S, 4 GHZ, 267 μW FULLY INTEGRATED LOW POWER FM-UWB TRANSCEIVER WITH MULTIPLE CHANNELS.....	449
<i>V. Kopta, C. Enz</i>	
A FULLY INTEGRATED MULTI-MODE HIGH-EFFICIENCY TRANSMITTER FOR IOT APPLICATIONS IN 40NM CMOS	453
<i>M. Sharifzadeh, A. H. Masnadi-Shirazi, Y. Rajavi, H. M. Lavasani, M. Taghivand</i>	
A -80DBM BLE-COMPLIANT, FSK WAKE-UP RECEIVER WITH SYSTEM AND WITHIN-BIT DUTYCYCLING FOR SCALABLE POWER AND LATENCY.....	457
<i>M. R. Abdelhamid, A. Paidimarri, A. P. Chandrakasan</i>	
A BIDIRECTIONAL LENS-FREE DIGITAL-BITS-IN/-OUT 0.57MM² TERAHERTZ NANO-RADIO IN CMOS WITH 49.3MW PEAK POWER CONSUMPTION SUPPORTING 50CM INTERNET-OF-THINGS COMMUNICATION	461
<i>Taiyun Chi, Hechen Wang, Min-Yu Huang, F. F. Dai, Hua Wang</i>	
PRACTICAL DESIGN AND SIMULATION TECHNIQUES FOR CONTINUOUS-TIME $\Delta\Sigma$ CONVERTERS	465
<i>S. Pavan</i>	
TIME INTERLEAVED ADCSREQUIREMENTS VS. APPLICATION.....	506
<i>A. Buchwald</i>	
EVOLUTIONS OF SAR ADC: FROM HIGH RESOLUTION TO HIGH SPEED REGIME.....	572
<i>Mike Chen</i>	
HIGH SPEED PIPELINED ADCS: FUNDAMENTALS AND VARIANTS	615
<i>A. M. A. Ali</i>	
MILLIMETER-WAVE FREQUENCY GENERATION AND SYNTHESIS IN SILICON	688
<i>P. Heydari</i>	

DIGITAL PHASE-LOCKED LOOPS	713
<i>S. Levantino</i>	
HYBRID PLL ARCHITECTURES AND IMPLEMENTATIONS	753
<i>D. Friedman</i>	
CLOCK AND DATA AND DATA RECOVERY SYSTEMS	798
<i>F. Spagna</i>	
MILLIMETER-WAVE PHASED ARRAY CIRCUITS AND SYSTEMS FOR 5G	858
<i>S. Zahir, G. Rebeiz</i>	
HIGH-PERFORMANCE MILLIMETER-WAVE BEAMFORMERS WITH BUILT-IN SELF-TEST	890
<i>B. Floyd</i>	
SIGNAL PROCESSING AND FREQUENCY GENERATION IN FMCW RADAR	924
<i>S. Samala</i>	
OVERVIEW OF LOW-POWER WAKE-UP RADIO DESIGN INSIGHTS	961
<i>E. Alpman</i>	
WIRELESS POWERING FOR ULTRA LOW POWER BATTERYLESS IOT SENSING AND COMMUNICATION	991
<i>K. Raghavan, Jian Kang, A. Natarajan</i>	
DESIGN OF LOW-POWER WAKE-UP RADIOS FOR IOT APPLICATIONS	1011
<i>P. Mercier</i>	
ULTRA LOW-POWER TRANSCEIVER SOC DESIGNS FOR IOT, NB-IOT APPLICATIONS	1047
<i>Osama Khan, A. Niknejad, K. Pister</i>	
Author Index	