## 2017 IEEE International Integrated Reliability Workshop (IIRW 2017)

South Lake Tahoe, California, USA 8-12 October 2017



IEEE Catalog Number: CFP17IRW-POD ISBN: 978-1-5386-2333-6

## Copyright $\odot$ 2017 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP17IRW-POD

 ISBN (Print-On-Demand):
 978-1-5386-2333-6

 ISBN (Online):
 978-1-5386-2332-9

ISSN: 1930-8841

## **Additional Copies of This Publication Are Available From:**

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



## **IIRW 2017 Table of Contents**

IIRW 2017 Committees	iv
IIRW 2017 Program Schedule	vi
Foreword	ix
Keynote	x
IIRW 2018 Call for Papers	xi
Technical Papers	
Electromigration: Lognormal versus Weibull Distribution	1
Fast TDDB Monitoring for BEOL Interconnect Dielectrics	5
Self-Heating Measurement Methodologies and their Assesment on Bulk FinFET Devices	9
Random Dopant Fluctuation Variability in Scaled InGaAs Dual-Gate Ultra-Thin Body MOSFETs:  Source and Drain Doping Effect	13
New Tools for MOSFET Interface Defect Characterization: High, Ultra-low, and Zero  Magnetic Field Spin Dependent Charge Pumping	17
Integrated Solder Bump Electromigration Test Chip and Coupon Cards for the Characterization of Pb-free SAC Solders Under Stress	21
Effect of EMC Properties on the Chip to Package Interaction (CPI) Reliability of Flip Chip Package In Hak Baick, Moon Soo Lee, Minwoo Lee, Byungwook Kim, Sang Su Ha, Seong Won Jeong, Min Kim, and Sangwoo Pae	26
Wafer Level EDMR: Magnetic Resonance in a Probing Station	
Threshold Voltage Hysteresis in SiC MOSFETs and Its Impact on Circuit Operation	36
Influence of Lucky Defect Distributions on Early TDDB Failures in SiC Power MOSFETs	41

Impact of CMOS Post Nitridation Annealing on Reliability of 40nm 512kB Embedded Flash Array	45
Thibault Kempf, Marc Mantelli, François Maugain, Arnaud Regnier, Jean-Michel Portal, Pascal Masson, Jean-Michel Moragues, Marjorie Hesse, Vincenzo della Marca, Franck Julien, and Stephan Niel	
2D vs 3D NAND Technology: Reliability Benchmark	51
Effect of Radiation and Endurance on Pulsed Programming of Commercial NAND Flash Memory	57
Avyaya Jayanthi Narasimham, K. Michael Han, Andrew A. Gonzalez, and Jean Yang-Scharlotta	3 /
Reliability Aspects of Novel Anti-Ferroelectric Non-Volatile Memories Compared to Hafnia based Ferroelectric Memories	63
Milan Pešić, Uwe Schroeder, Stefan Slesazeck, and Thomas Mikolajick	
Regular Posters	
Silicon Dioxide Degradation in Strongly Non-Uniform Electric Field	69
Study of HTO-Based Alternative Gate Oxides for High Voltage Transistors on Advanced eNVM Technology	73
Dann Morillon, Clement Pribat, Franck Julien, Nathalie Cherault, Jérôme Goy, Olivier Gourhant, Jean-Luc Ogier, Pascal Masson, Giada Ghezzi, Thibault Kempf, Julien Delalleau, Alexandre Villaret, Jean-Christophe Grenier, and Stephan Niel	73
Impact of Hot Carrier Stress on Small-Signal Parameters of FD-SOI NMOSFETs	77
Time Dependent Dielectric Breakdown at Ultra Low Frequencies in Low-K Dielectrics	82
Open Posters	
A Lifetime and Power Sensitive Design Optimization Framework for a Radio Frequency Circuit	86
Modeling of the Reliability Degradation of a FinFET-based SRAM Due to Bias Temperature Instability Hot Carrier Injection, and Gate Oxide Breakdown	
Influences of the Wafer-Level Testing Method on Unclamped Inductive Switching	94
Summaries of Tutorials	N/A
Discussion Group Slides	101
Group Photos	123
Author Index	129