

2017 IEEE International Integrated Reliability Workshop (IIRW 2017)

**South Lake Tahoe, California, USA
8-12 October 2017**



**IEEE Catalog Number: CFP17IRW-POD
ISBN: 978-1-5386-2333-6**

**Copyright © 2017 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17IRW-POD
ISBN (Print-On-Demand):	978-1-5386-2333-6
ISBN (Online):	978-1-5386-2332-9
ISSN:	1930-8841

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

IIRW 2017 Table of Contents

IIRW 2017 Committees.....	iv
IIRW 2017 Program Schedule	vi
Foreword.....	ix
Keynote.....	x
IIRW 2018 Call for Papers	xi

Technical Papers

Electromigration: Lognormal versus Weibull Distribution.....	1
<i>Adarsh Basavalingappa, Jennifer M. Passage, Ming Y. Shen, and James R. Lloyd</i>	
Fast TDDB Monitoring for BEOL Interconnect Dielectrics.....	5
<i>C. LaRow, Z. Chbili, S. F. Yap, A. Kerber, and T. Nigam</i>	
Self-Heating Measurement Methodologies and their Assesment on Bulk FinFET Devices.....	9
<i>P. Paliwoda, Z. Chbili, A. Kerber, A. Gondal, and D. Misra</i>	
Random Dopant Fluctuation Variability in Scaled InGaAs Dual-Gate Ultra-Thin Body MOSFETs: Source and Drain Doping Effect.....	13
<i>Nicolò Zagni, Francesco Maria Puglisi, Paolo Pavan, and Giovanni Verzellesi</i>	
New Tools for MOSFET Interface Defect Characterization: High, Ultra-low, and Zero Magnetic Field Spin Dependent Charge Pumping	17
<i>M. A. Anders, P. M. Lenahan, and A. J. Lelis</i>	
Integrated Solder Bump Electromigration Test Chip and Coupon Cards for the Characterization of Pb-free SAC Solders Under Stress.....	21
<i>Matthew Ring, Deborah Noble, Brian McGowan, Thomas Kopley, and James R. Lloyd</i>	
Effect of EMC Properties on the Chip to Package Interaction (CPI) Reliability of Flip Chip Package	26
<i>In Hak Baick, Moon Soo Lee, Minwoo Lee, Byungwook Kim, Sang Su Ha, Seong Won Jeong, Min Kim, and Sangwoo Pae</i>	
Wafer Level EDMR: Magnetic Resonance in a Probing Station.....	32
<i>Duane J. McCrory, Mark A. Anders, Jason T Ryan, Pragya R. Shrestha, Kin P. Cheung, Patrick M. Lenahan, and Jason P. Campbell</i>	
Threshold Voltage Hysteresis in SiC MOSFETs and Its Impact on Circuit Operation.....	36
<i>Katja Puschkarsky, Hans Reisinger, Thomas Aichinger, Wolfgang Gustin, and Tibor Grasser</i>	
Influence of Lucky Defect Distributions on Early TDDB Failures in SiC Power MOSFETs.....	41
<i>J. Chbili, Z. Chbili, A. Matsuda, K. P. Cheung, J. T. Ryan, J. P. Campbell, and M. Lahbabi</i>	

Impact of CMOS Post Nitridation Annealing on Reliability of 40nm 512kB Embedded Flash Array	45
<i>Thibault Kempf, Marc Mantelli, François Maugain, Arnaud Regnier, Jean-Michel Portal, Pascal Masson, Jean-Michel Moragues, Marjorie Hesse, Vincenzo della Marca, Franck Julien, and Stephan Niel</i>	

2D vs 3D NAND Technology: Reliability Benchmark	51
<i>Giuseppina Puzzilli and Niccolò Righetti</i>	

Effect of Radiation and Endurance on Pulsed Programming of Commercial NAND Flash Memory.....	57
<i>Ayyaya Jayanthi Narasimham, K. Michael Han, Andrew A. Gonzalez, and Jean Yang-Scharlotta</i>	

Reliability Aspects of Novel Anti-Ferroelectric Non-Volatile Memories Compared to Hafnia based Ferroelectric Memories	63
<i>Milan Pešić, Uwe Schroeder, Stefan Slesazeck, and Thomas Mikolajick</i>	

Regular Posters

Silicon Dioxide Degradation in Strongly Non-Uniform Electric Field.....	69
<i>Yuri Tkachev and James A. Walls</i>	

Study of HTO-Based Alternative Gate Oxides for High Voltage Transistors on Advanced eNVM Technology	73
<i>Dann Morillon, Clement Pribat, Franck Julien, Nathalie Cherault, Jérôme Goy, Olivier Gourhant, Jean-Luc Ogier, Pascal Masson, Giada Ghezzi, Thibault Kempf, Julien Delalleau, Alexandre Villaret, Jean-Christophe Grenier, and Stephan Niel</i>	

Impact of Hot Carrier Stress on Small-Signal Parameters of FD-SOI NMOSFETs.....	77
<i>T. Chohan, S. Slesazeck, J. Trommer, M. Pesic, S. Lehmann, A. Pakfar, D. Harame, and T. Mikolajick</i>	

Time Dependent Dielectric Breakdown at Ultra Low Frequencies in Low-K Dielectrics.....	82
<i>Austin M. Thomas, J.M. Passage, and J.R. Lloyd</i>	

Open Posters

A Lifetime and Power Sensitive Design Optimization Framework for a Radio Frequency Circuit	86
<i>Kexin Yang, Taizhi Liu, Rui Zhang, and Linda Milor</i>	

Modeling of the Reliability Degradation of a FinFET-based SRAM Due to Bias Temperature Instability, Hot Carrier Injection, and Gate Oxide Breakdown	90
<i>Rui Zhang, Taizhi Liu, Kexin Yang, and Linda Milor</i>	

Influences of the Wafer-Level Testing Method on Unclamped Inductive Switching	94
<i>Matthew Ring</i>	

Summaries of Tutorials.....	N/A
------------------------------------	-----

Discussion Group Slides.....	101
-------------------------------------	-----

Group Photos.....	123
--------------------------	-----

Author Index	129
---------------------------	-----