

2018 IEEE 36th VLSI Test Symposium (VTS 2018)

**San Francisco, California, USA
22-25 April 2018**



**IEEE Catalog Number: CFP18029-POD
ISBN: 978-1-5386-3775-3**

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18029-POD
ISBN (Print-On-Demand):	978-1-5386-3775-3
ISBN (Online):	978-1-5386-3774-6
ISSN:	1093-0167

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

GROUP DELAY MEASUREMENT OF FREQUENCY DOWN-CONVERTER DEVICES USING CHIRPED RF MODULATED SIGNAL	1
<i>P. Sarson, T. Yanagida, K. Machida</i>	
A COHERENT SUBSAMPLING TEST SYSTEM ARRANGEMENT SUITABLE FOR PHASE DOMAIN MEASUREMENTS	7
<i>Y. Cho, G. Roberts, S. Aouini, M. Parvizi, N. Ben-Hamida</i>	
AN OSCILLATION-BASED TEST TECHNIQUE FOR ON-CHIP TESTING OF MM-WAVE PHASE SHIFTERS	13
<i>M. Margalef-Rovira, M. Barragan, E. Sharma, P. Ferrari, E. Pistono, S. Bourdel</i>	
SPECIAL SESSION: RECENT DEVELOPMENTS IN HARDWARE SECURITY	19
<i>R. Commarota, N. Karimi, S. Garg, J. Rajendran</i>	
INNOVATIVE PRACTICES ON MEMORY TEST PRACTICE	20
<i>M. Casarsa, G. Harutyunyan, K. Chen, R. Sharma, G. Podichetty, M. Keim, S. Chakravarthy</i>	
ATPG-BASED COST-EFFECTIVE, SECURE LOGIC LOCKING.....	21
<i>A. Sengupta, M. Nabeel, M. Yasin, O. Sinanoglu</i>	
MODELING AND TEST GENERATION FOR COMBINATIONAL HARDWARE TROJANS	27
<i>Z. Zhou, U. Guin, V. Agrawal</i>	
MODELING ATTACKS ON STRONG PHYSICAL UNCLONABLE FUNCTIONS STRENGTHENED BY RANDOM NUMBER AND WEAK PUF	33
<i>J. Ye, Q. Guo, Y. Hu, H. Li, X. Li</i>	
SPECIAL SESSION: HOW APPROXIMATE COMPUTING IMPACTS VERIFICATION, TEST AND RELIABILITY	39
<i>L. Sekanina, Z. Vasicek, A. Bosio, M. Traiola, P. Rech, D. Oliveria, F. Fernandes, S. Di Carlo</i>	
INNOVATIVE PRACTICES ON QUALITY LEVELS OF A/MS DEVICES.....	40
<i>W. Dobbelaere, M. Violante, J. Rearick, P. Sarson</i>	
HARDWARE TROJAN ATTACKS IN EMBEDDED MEMORY	41
<i>T. Hoque, X. Wang, A. Basak, R. Karam, S. Bhunia</i>	
HIGH EFFICIENT LOW COST EEPROM SCREENING METHOD IN COMBINATION WITH AN AREA OPTIMIZED BYTE REPLACEMENT STRATEGY WHICH ENABLES HIGH RELIABILITY EEPROMS	47
<i>G. Schatzberger, F. Leisenberger, P. Sarson, A. Wiesner</i>	
TEST CHALLENGES AND SOLUTIONS FOR EMERGING NON-VOLATILE MEMORIES	53
<i>M. Khan, S. Ghosh</i>	
SPECIAL SESSION ON RELIABILITY AND VULNERABILITY OF NEUROMORPHIC COMPUTING SYSTEMS	59
<i>S. Yu, C. Liu, W. Wen, Y. Chen</i>	
IP SESSION ON ISO26262 EDA	60
<i>A. Schaldenbrand, Y. Zorian, S. Sunter, P. Sarson</i>	
AN INTER-LAYER INTERCONNECT BIST SOLUTION FOR MONOLITHIC 3D ICS.....	61
<i>A. Koneru, K. Chakrabarty</i>	
A BUILT-IN SELF-TEST TECHNIQUE FOR TRANSMITTER-ONLY SYSTEMS.....	67
<i>M. Shafiee, J. Kitchen, S. Ozev</i>	
EXPLOITING BUILT-IN DELAY LINES FOR APPLYING LAUNCH-ON-CAPTURE AT-SPEED TESTING ON SELF-TIMED CIRCUITS.....	73
<i>O. Hasib, D. Crepeau, T. Awad, A. Dulipovici, Y. Savaria, C. Thibeault</i>	
SPECIAL SESSION ON BRINGING CORES CLOSER TOGETHER: THE WIRELESS REVOLUTION IN ON-CHIP COMMUNICATION	79
<i>T. Mak, H. Matsutani, P. Pande</i>	
INNOVATIVE PRACTICES ON FUNCTIONAL TESTING AND FAULT SIMULATION FOR FUSA.....	80
<i>A. Krishnan, J. Van Gelder, M. Bhattacharya, S. Chakravarty, P. Goteti</i>	
BROADCAST-BASED MINIMIZATION OF THE OVERALL ACCESS TIME FOR THE IEEE 1687 NETWORK	81
<i>Z. Zhong, G. Li, Q. Yang, J. Qian, K. Chakrabarty</i>	
EFFICIENT PARALLEL TESTING: A CONFIGURABLE AND SCALABLE BROADCAST NETWORK DESIGN USING IJTAG	87
<i>S. Gupta, J. Wu, J. Dworak</i>	

SECURING IJTAG AGAINST DATA-INTEGRITY ATTACKS	93
<i>R. Elnaggar, R. Karri, K. Chakrabarty</i>	
SPECIAL SESSION ON OVERCOMING RELIABILITY AND ENERGY-EFFICIENCY CHALLENGES WITH SILICON PHOTONICS FOR FUTURE MANYCORE COMPUTING	99
<i>S. Pasricha, D. Bertozzi, H. Li</i>	
INNOVATIVE PRACTICES ON TEST IN JAPAN	100
<i>J. Matsushima, Y. Maeda, K. Hatayama</i>	
EFFICIENT GENERATION OF PARAMETRIC TEST CONDITIONS FOR AMS CHIPS WITH AN INTERVAL CONSTRAINT SOLVER	101
<i>F. Neubauer, J. Burchard, P. Raiola, J. Rivoir, B. Becker, M. Sauer</i>	
ENHANCED HOTSPOT DETECTION THROUGH SYNTHETIC PATTERN GENERATION AND DESIGN OF EXPERIMENTS	107
<i>G. Reddy, C. Xanthopoulos, Y. Makris</i>	
STAGGERED ATPG WITH CAPTURE-PER-CYCLE OBSERVATION TEST POINTS.....	113
<i>Y. Liu, J. Rajski, S. Reddy, J. Solecki, J. Tyszer</i>	
SPECIAL SESSION ON INTELLIGENT SENSOR NODES	119
<i>K. Basu, S. Sen</i>	
INNOVATIVE PRACTICES ON SILICON PHOTONICS	120
<i>R. Meade, W. Kim, R. Otte, E. Atwood</i>	
SYSTEMATIC b-ADJACENT SYMBOL ERROR CORRECTING REED-SOLOMON CODES WITH PARALLEL DECODING	121
<i>A. Das, N. Toubia</i>	
CIRCUIT-LEVEL RELIABILITY SIMULATOR FOR FRONT-END-OF-LINE AND MIDDLE-OF-LINE TIME-DEPENDENT DIELECTRIC BREAKDOWN IN FINFET TECHNOLOGY.....	127
<i>K. Yang, T. Liu, R. Zhang, L. Milor</i>	
ON-LINE MONITORING AND ERROR CORRECTION IN SENSOR INTERFACE CIRCUITS USING DIGITAL CALIBRATION TECHNIQUES.....	133
<i>S. Heinssen, T. Hillebrand, M. Taddiken, S. Paul, D. Peters-Drolshagen</i>	
SPECIAL SESSION ON BIST/CALIBRATION OF A/MS DEVICES	139
<i>H.-M. Von Staudt, J. Izon, S. Ozev, P. Sarson</i>	
INNOVATIVE PRACTICES ON MACHINE LEARNING FOR EMERGING APPLICATIONS	140
<i>K. Madkour, Z. Zhang, A. Crouch, P. Levin, E. Hunter, Y. Huang</i>	
IC LAYOUT WEAK POINT EFFECTIVENESS EVALUATION BASED ON STATISTICAL METHODS.....	141
<i>F. Lin, A. Ahmadi, K. Sekar, Y. Pan, K. Huang</i>	
ANALYZING AND MITIGATING THE IMPACT OF PERMANENT FAULTS ON A SYSTOLIC ARRAY BASED NEURAL NETWORK ACCELERATOR	147
<i>J. Zhang, T. Gu, K. Basu, S. Garg</i>	
IR DROP PREDICTION OF ECO-REVISED CIRCUITS USING MACHINE LEARNING.....	153
<i>S.-Y. Lin, Y.-C. Fang, Y.-C. Li, Y.-C. Liu, T.-S. Yang, S.-C. Lin, C.-M. Li, E. Fang</i>	
SPECIAL SESSION ON MACHINE LEARNING FOR TEST AND DIAGNOSIS	159
<i>K. Chakraborty, L.-C. Wang, G. Veda, Y. Huang</i>	
INNOVATIVE PRACTICES ON CHALLENGES, OPPORTUNITIES, AND SOLUTIONS TO HARDWARE SECURITY.....	160
<i>S. Aftabjahani, J. Oberg, M. Chen, H. Li</i>	
FAST FAULT COVERAGE ESTIMATION OF SEQUENTIAL TESTS USING ENTROPY MEASUREMENTS	161
<i>S. Tanwir, M. Hsiao</i>	
REAL-TIME MONITORING OF TEST FALLOUT DATA TO QUICKLY IDENTIFY TESTER AND YIELD ISSUES IN A MULTI-SITE ENVIRONMENT	167
<i>Q. Khasawneh, J. Dworak, P. Gui, B. Williams, A. Elliot, A. Muthaiah</i>	
ONLINE INFORMATION UTILITY ASSESSMENT FOR PER-DEVICE ADAPTIVE TEST FLOW.....	173
<i>Y. Li, E. Yilmaz, P. Sarson, S. Ozev</i>	
SPECIAL SESSION ON QUANTUM SYSTEMS: NEXT CHALLENGES IN DESIGN, TEST, INTEGRATION	179
<i>C. Reita, J. Baugh, G. Poulin-Lamarre, B. Kaminska, B. Courtois</i>	
NOIDA: NOISE-RESISTANT INTRA-CELL DIAGNOSIS	180
<i>S. Mittal, R. Blanton</i>	
MULTI-FACETED MICROARCHITECTURE LEVEL RELIABILITY CHARACTERIZATION FOR NVIDIA AND AMD GPUS.....	186
<i>A. Vallero, S. Tselonis, D. Gizopoulos, S. Di Carlo</i>	

RF CIRCUIT AUTHENTICATION FOR DETECTION OF PROCESS TROJANS.....	192
<i>F. Karabacak, R. Welker, M. Casto, J. Kitchen, S. Ozev</i>	
SPECIAL SESSION ON MACHINE LEARNING: HOW WILL MACHINE LEARNING TRANSFORM TEST?	198
<i>Y. Makris, A. Nahar, H. Stratigopoulos, M. Hutner</i>	
INNOVATIVE PRACTICES ON DESIGN & TEST FOR FLEXIBLE HYBRID ELECTRONICS	199
<i>T.-C. Huang, J. Marsh</i>	
Author Index	