

2018 International Symposium on VLSI Design, Automation and Test (VLSI-DAT 2018)

**Hsinchu, Taiwan
16-19 April 2018**



**IEEE Catalog Number: CFP18847-POD
ISBN: 978-1-5386-4261-0**

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18847-POD
ISBN (Print-On-Demand):	978-1-5386-4261-0
ISBN (Online):	978-1-5386-4260-3
ISSN:	2380-7369

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

A 25-GB/S 13 MW CLOCK AND DATA RECOVERY USING C2MOS D-FLIP-FLOP IN 65-NM CMOS	1
<i>Ryosuke Noguchi ; Kosuke Furuichi ; Hiromu Uemura Toshiyuki Inoue ; Akira Tsuchiya ; Keiji Kishine ; Hiroaki Katsurai ; Shinsuke Nakano ; Hideyuki Nosaka</i>	
DESIGN OF DIVIDER CIRCUIT FOR ELECTROCHEMICAL IMPEDANCE SPECTROSCOPY MEASUREMENT SYSTEM	5
<i>Siang-Wei Wang ; Tse-An Chen ; Kuan-Hung Chen ; Chia-Ling Wei</i>	
A $\Delta\Sigma$ DPLL WITH 1B TDC, 4B DTC AND 8-TAP FIR FILTER FOR LOW-VOLTAGE CLOCK GENERATION/MODULATION SYSTEMS	9
<i>Xiaohua Huang ; Han Liu ; Woogeun Rhee ; Zhihua Wang</i>	
A CAPACITIVE CROSS-COUPLED GAN HEMT INJECTION-LOCKED FREQUENCY DIVIDER	13
<i>Sheng-Lyang Jang ; Ke Jen Lin ; Wen Cheng Lai ; Miin-Horng Juang</i>	
CMOS SINGLE-PHOTON DETECTORS FOR VEHICLE LIDAR — STATUS AND TRENDS	16
<i>Sheng-Di Lin</i>	
SAFE AND SECURE SOC ARCHITECTURE FOR AUTONOMOUS DRIVING	17
<i>Lei Gao</i>	
V2V & V2I FOR CONNECTED VEHICLE	18
<i>Darren Chen</i>	
USING RANGE-EQUIVALENT CIRCUITS FOR FACILITATING BOUNDED SEQUENTIAL EQUIVALENCE CHECKING	19
<i>Yung-Chih Chen ; Wei-An Ji ; Chih-Chung Wang ; Ching-Yi Huang ; Chia-Cheng Wu ; Chia-Chun Lin ; Chun-Yao Wang</i>	
OPTIMIZATION OF THRESHOLD LOGIC NETWORKS WITH ODC-BASED NODE MERGING	23
<i>Fu-Lian Wong ; Li-Cheng Zheng ; Yung-Chih Chen</i>	
AN ISING MODEL MAPPING TO SOLVE RECTANGLE PACKING PROBLEM	27
<i>Kotaro Terada ; Daisuke Oku ; Sho Kanamaru ; Shu Tanaka ; Masato Hayashi ; Masanao Yamaoka ; Masao Yanagisawa ; Nozomu Togawa</i>	
SOLAR: SIMULTANEOUS OPTIMIZATION OF CONTROL-LAYER PINS PLACEMENT AND CHANNEL ROUTING IN FLOW-BASED MICROFLUIDIC BIOCHIPS	31
<i>Jia-Lin Wu ; Katherine Shu-Min Li ; Jain-De Li ; Syng-Jyan Wang ; Tsung-Yi Ho</i>	
END-TO-END HARDWARE ACCELERATOR FOR DEEP CONVOLUTIONAL NEURAL NETWORK	35
<i>Tian-Sheuan Chang</i>	
EFFICIENT METHOD FOR AI COMPUTING	36
<i>Simon See</i>	
A GLANCE OF THE CASLAB HSAIL SIMT GPU FOR OPENCL AND TENSORFLOW APPLICATIONS	37
<i>Chung-Ho Chen</i>	
BEYOND STRUCTURAL TEST, THE RISING NEED FOR SYSTEM-LEVEL TEST	38
<i>Harry H. Chen</i>	
ADAPTIVE TEST METHOD ON PRODUCTION SYSTEM-LEVEL TESTING (SLT) TO OPTIMIZE TEST COST, RESOURCES AND DEFECT PARTS PER MILLION (DPPM)	42
<i>Subagaran Letchumanan ; Terrence Huat Hin Tan ; Yee Pheng Gan ; Sai Leong Wong</i>	
FUZZ TESTING & SOFTWARE COMPOSITION ANALYSIS IN SOFTWARE ENGINEERING	45
<i>Eugene Yang</i>	
A HIGH LEARNING CAPABILITY PROBABILISTIC SPIKING NEURAL NETWORK CHIP	48
<i>Hung-Yi Hsieh ; Pin-Yi Li ; Cheng-Han Yang ; Kea-Tiong Tang</i>	
DROWSYNET: CONVOLUTIONAL NEURAL NETWORKS WITH RUNTIME POWER-ACCURACY TUNABILITY USING INFERENCE-STAGE DROPOUT	52
<i>Ren-Shuo Liu ; Yun-Chen Lo ; Yuan-Chun Luo ; Chih-Yu Shen ; Cheng-Ju Lee</i>	
MORAS: AN ENERGY-SCALABLE SYSTEM USING ADAPTIVE VOLTAGE SCALING	56
<i>Kuo-Chiang Chang ; Shien-Chun Luo ; Ching-Ji Huang ; Jia-Hung Peng ; Yuan-Hua Chu</i>	
TECHNOLOGY TREND OF EDGE AI	60
<i>Yen-Lin Lee ; Pei-Kuei Tsung ; Max Wu</i>	

DEEP FUSION OF HETEROGENEOUS SENSOR MODALITIES FOR THE ADVANCEMENTS OF ADAS TO AUTONOMOUS VEHICLES	62
<i>Pei-Jung Liang ; Peter Chondro ; Jheng-Rong Wu ; Wei-Hao Lai ; Yi-Fa Sun ; Yi-Chen Lai ; Tse-Min Chen</i>	
ACCELERATION OF NEURAL NETWORK MODEL EXECUTION ON EMBEDDED SYSTEMS.....	66
<i>Chang-Jiun Chen ; Kai-Chun Chen ; May-Chen Martin-Kuo</i>	
DOUBLE ASYMMETRIC-LATENCY STORAGE CLASS MEMORIES (SCMS) FOR FAST-WRITE SCM, FAST-READ SCM & NAND FLASH HYBRID SSDS	69
<i>Yutaka Adachi ; Chihiro Matsui ; Ken Takeuchi</i>	
A FAST ECG DIAGNOSIS BY USING SPECTRAL ARTIFICIAL NEURAL NETWORK (SANN) APPROACH	73
<i>Kun-Chih Jimmy Chen ; Po-Cheng Chien</i>	
ACCURATE AND FAST OBSTACLE DETECTION METHOD FOR AUTOMOTIVE APPLICATIONS BASED ON STEREO VISION	77
<i>Yi-Chin Tsai ; Kuan-Hung Chen ; Yun Chen ; Jih-Hsiang Cheng</i>	
A 473 μW WIRELESS 16-CHANNEL NEURAL RECORDING SOC WITH RF ENERGY HARVESTER	81
<i>Kun-Ying Yeh ; Yu-Jie Huang ; Tung-Chien Chen ; Liang-Gee Chen ; Shey-Shi Lu</i>	
A CUFFLESS WEARABLE SYSTEM FOR REAL-TIME CUTANEOUS PRESSURE MONITORING WITH CLOUD COMPUTING ASSISTANCE	85
<i>Kun-Ying Yeh ; Ting-Hao Lin ; Yi-Yen Hsieh ; Chia-Ming Chang ; Yao-Joe Yang ; Shey-Shi Lu</i>	
A 11-BIT 35-MS/S WIDE INPUT RANGE SAR ADC IN 180-NM CMOS PROCESS	89
<i>Wen-Chia Luo ; Soon-Jyh Chang ; Chun-Po Huang ; Hao-Sheng Wu</i>	
HIGH-THROUGHPUT VON NEUMANN POST-PROCESSING FOR RANDOM NUMBER GENERATOR	93
<i>Ruilin Zhang ; Sijia Chen ; Chao Wan ; Hirofumi Shinohara</i>	
HIGH-PERFORMANCE NTT ARCHITECTURE FOR LARGE INTEGER MULTIPLICATION	97
<i>Jheng-Hao Ye ; Ming-Der Shieh</i>	
28NM NEAR/SUB-THRESHOLD DUAL-PORT FIFO MEMORY FOR SHARED QUEUES IN MULTI-SENSOR APPLICATIONS.....	101
<i>Yi-Chun Wu ; Po-Tsang Huang ; Shang-Lin Wu ; Sheng-Chi Lung ; Wei-Chang Wang ; Wei Hwang ; Ching-Te Chuang</i>	
DIGITAL INTELLIGENCE AND CHIP DESIGN	105
<i>Sashi Obilisetty</i>	
MACHINE LEARNING FURTHER IMPROVING PLACE AND ROUTE QOR	109
<i>Weibin Ding</i>	
MACHINE LEARNING OPPORTUNITIES AND APPLICATIONS IN SOC DESIGN	110
<i>Bauli Yan</i>	
A HIGH-PERFORMANCE CURRENT-MODE DC-DC BUCK CONVERTER WITH ADAPTIVE CLOCK CONTROL TECHNIQUE	111
<i>You-Te Chiu ; Yu-Hsuan Liu ; Chung-Chih Hung</i>	
A DIGITAL PEAK CURRENT DELAY COMPENSATION FOR PRIMARY-SIDE REGULATION FLYBACK ADAPTER	115
<i>Chun-Ping Niou ; Chien-Hung Tsai ; Ta-Jin Chen</i>	
A 6.78 MHZ ACTIVE VOLTAGE DOUBLER WITH NEAR-OPTIMAL ON/OFF DELAY COMPENSATION FOR WIRELESS POWER TRANSFER SYSTEMS.....	119
<i>Fangyu Mao ; Yan Lu ; U. Seng-Pan ; Rui P. Martins</i>	
TSV-AWARE 3D TEST WRAPPER CHAIN OPTIMIZATION	123
<i>Yu-Yi Wu ; Shih-Hsu Huang</i>	
HOLD VIOLATION ANALYSIS FOR FUNCTIONAL TEST OF ULTRA-LOW TEMPERATURE CIRCUITS AT ROOM TEMPERATURE.....	127
<i>Takahiro Nakayama ; Masanori Hashimoto</i>	
PARALLEL ORDER ATPG FOR TEST COMPACTION.....	131
<i>Yu-Wei Chen ; Yu-Hao Ho ; Chih-Ming Chang ; Kai-Chieh Yang ; Ming-Ting Li ; James Chien-Mo Li</i>	
A 1.86MJ/GB/QUERY BIT-PLANE PAYLOAD MACHINE LEARNING PROCESSOR IN 90NM CMOS	135
<i>Fang-Ju Ku ; Tung-Yu Wu ; Yen-Chin Liao ; Hsie-Chia Chang ; Wing Hung Wong ; Chen-Yi Lee</i>	
HARDWARE DESIGN OF DISPARITY COMPUTATION FOR STEREO VISION USING GUIDED IMAGE FILTERING	139
<i>Shen-Fu Hsiao ; Chih-Hsuan Chang</i>	
USING APPROXIMATE CIRCUITS TO COUNTER PROCESS IMPERFECTIONS IN CNFET BASED CIRCUITS	143
<i>Kaship Sheikh ; Lan Wei</i>	

THE APPLICATION OF NON-VOLATILE LOOK-UP-TABLE OPERATIONS BASED ON MULTILEVEL-CELL OF RESISTANCE SWITCHING RANDOM ACCESS MEMORY	147
<i>Feng Zhang ; Dong-Yu Fan ; Qi-Peng Lin ; Qiang Huo ; Yun Li ; Lan Dai ; Cheng-Ying Chen ; Hai-Hua Shen</i>	
ON IC TRACEABILITY VIA BLOCKCHAIN	151
<i>Md Nazmul Islam ; Vinay C Patil ; Sandip Kundu</i>	
SIDE-CHANNEL-AWARE LSI DESIGN	155
<i>Naofumi Homma</i>	
A FOUNDRY'S VIEW OF HARDWARE SECURITY	156
<i>Shih-Lien Lu</i>	
A LEARNING-BASED METHODOLOGY FOR ROUTABILITY PREDICTION IN PLACEMENT	157
<i>Li-Chin Chen ; Chien-Chia Huang ; Yao-Lin Chang ; Hung-Ming Chen</i>	
TRIPLE PATTERNING LITHOGRAPHY-AWARE DETAILED ROUTING ENSURING VIA LAYER DECOMPOSABILITY	161
<i>Hua-Yi Wu ; Shao-Yun Fang</i>	
DIAGNOSIS AND REPAIR OF CELLS (DRC) RESPONSIBLE FOR POWER-SUPPLY-NOISE VIOLATIONS	165
<i>Yu-Ching Li ; Shih-Yao Lin ; Heng-Yi Lin ; James Chien-Mo Li</i>	
MAPREDUCE-BASED PATTERN CLASSIFICATION FOR DESIGN SPACE ANALYSIS	169
<i>Yan-Shiun Wu ; Hong-Yan Su ; Yi-Hsiang Chang ; Rasit Onur Topaloglu ; Yih-Lang Li</i>	
CIRCUIT DESIGN IN NANO-SCALE CMOS TECHNOLOGIES	173
<i>Kevin Zhang</i>	
HOMO TECHNOLOGICUS	174
<i>Jan M. Rabaey</i>	
ANALYSIS OF THERMAL EFFECTS IN INTEGRATED RADIO TRANSMITTERS	175
<i>Christian Fager ; Mattias Thorsell ; Emanuel Baptista ; Koen Buisman ; Johan Bremer ; Johan Bergsten ; Niklas Rorsman</i>	
UNIFIED TECHNOLOGY OPTIMIZATION PLATFORM USING INTEGRATED ANALYSIS (UTOPIA) FOR HOLISTIC PATHFINDING DTDO OF ADVANCED TRANSISTORS	177
<i>Stanley Seungchul Song</i>	
SYSTEMATIC CO-OPTIMIZATION FROM CHIP DESIGN, PROCESS TECHNOLOGY TO SYSTEMS FOR GPU AI CHIP	178
<i>John R Hu ; James Chen ; Boon-Khim Liew ; Yanfeng Wang ; Lianxi Shen ; Lin Cong</i>	
MACHINE LEARNING FOR IC DESIGN AND TECHNOLOGY CO-OPTIMIZATION IN EXTREME SCALING	180
<i>David Z. Pan</i>	
ABUNDANT-DATA COMPUTING: THE N3XT 1,000X	181
<i>Subhasish Mitra</i>	
CO-DESIGNED SYSTEMS FOR DEEP LEARNING HARDWARE ACCELERATORS	182
<i>David M. Brooks</i>	
MOORE'S LAW — PREDICT THE UNPREDICTABLE	183
<i>Chia-Hong Jan</i>	
MOBILE/EMBEDDED DNN AND AI SOCS	184
<i>Hoi-Jun Yoo</i>	
ANTENNA-IN-PACKAGE DESIGN AND MODULE INTEGRATION FOR MILLIMETER-WAVE COMMUNICATION AND 5G	185
<i>Xiaoxiong Gu ; Bodhisatwa Sadhu ; Duixian Liu ; Christian Baks ; Alberto Valdes-Garcia</i>	
EMERGING TECHNOLOGIES AND CONCEPTS FOR 5G APPLICATIONS — A. MAKING ADDITIVE MANUFACTURED CERAMIC MICROWAVE FILTERS READY FOR 5G	187
<i>Sebastian W. Sattler ; Fabrizio Gentili ; Reinhard Teschl ; Carlos Carceller ; Wolfgang Bösch</i>	
EMERGING TECHNOLOGIES AND CONCEPTS FOR 5G APPLICATIONS — B. SUPPORTING 5G PERFORMANCE BY MODERN PASSIVE PCB FILTER STRUCTURES	190
<i>Jan Kohler ; Michael E. Gadringer ; Wolfgang Bosch</i>	
GAN-BASED DIGITAL TRANSMITTER ARCHITECTURES FOR 5G	193
<i>Florian Hühn ; Andreas Wentzel ; Wolfgang Heinrich</i>	
5G MMWAVE COMMUNICATION: FROM SYSTEM CONCEPT TO IMPLEMENTATION	195
<i>Chih-Yuan Lin</i>	
PHASED ARRAY TECHNIQUE FOR MM-WAVE WIRELESS COMMUNICATION	196
<i>Chien-Nan Kuo</i>	
MASSIVE MIMO DETECTION VLSI DESIGN	197
<i>Chia-Hsiang Yang</i>	
SILICON PHOTONICS : FROM RESEARCH TO INDUSTRIAL REALITY	198
<i>Frederic Boeuf</i>	

SELF-DRIVING CARS: TECHNOLOGIES, BUSINESS OPPORTUNITIES AND CHALLENGES	199
---	------------

Chieh-Chih Bob Wang

Author Index