

2018 IEEE 21st International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS 2018)

**Budapest, Hungary
25-27 April 2018**



**IEEE Catalog Number: CFP18DDE-POD
ISBN: 978-1-5386-5755-3**

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18DDE-POD
ISBN (Print-On-Demand):	978-1-5386-5755-3
ISBN (Online):	978-1-5386-5754-6
ISSN:	2334-3133

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2018 21st IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems **DDECS 2018**

Table of Contents

Foreword to the DDECS 2018 Symposium	ix
DDECS 2018 Symposium Organization	x

Poster Session 1

Reliability-Aware Multi-Vth Domain Digital Design Assessment	1
<i>Theodor Hillebrand (University of Bremen), Ludwig Karsthof (University of Bremen), Steffen Paul (University of Bremen), and Dagmar Peters-Drolshagen (University of Bremen)</i>	
Heap Queue: A Novel Efficient Hardware Architecture of MIN/MAX Queues for Real-Time Systems	5
<i>Lukas Kohutka (Slovak University of Technology) and Viera Stopjakova (Slovak University of Technology)</i>	
Flip-Flop SEUs Mitigation through Partial Hardening of Internal Latch and Adjustment of Clock Duty Cycle	9
<i>Yuanqing Li (IHP), Anselm Breitenreiter (IHP), Marko Andjelkovic (IHP), Oliver Schrape (IHP), and Milos Krstic (IHP)</i>	
Nonlinear Binary Codes and Their Utilization for Test	15
<i>Ondrej Novak (Technical University in Liberec)</i>	
Replication-Based Deterministic Testing of 2-Dimensional Arrays with Highly Interrelated Cells	21
<i>Siavoosh Payandeh Azad (Tallinn University of Technology), Adeboye Stephen Oyeniran (Tallinn University of Technology), and Raimund Ubar (Tallinn University of Technology)</i>	
Contribution to Automated Generating of System Power-Management Specification	27
<i>Dominik Macko (Slovak University of Technology)</i>	
A Rare Event Based Yield Estimation Methodology for Analog Circuits	33
<i>Izel Cagin Odabasi (Istanbul Technical University), Mustafa Berke Yelten (Istanbul Technical University), Engin Afacan (Kocaeli University), Faik Baskaya (Bogazici University), Ali Emre Pusane (Bogazici University), and Gunhan Dundar (Bogazici University)</i>	

Session 1: Analog Design

- A Novel TFET 8T-SRAM Cell with Improved Noise Margin and Stability .39.....
Seyed Hamid Fani (Ferdowsi University of Mashhad), Ali Peiravi (Ferdowsi University of Mashhad), Hooman Farkhani (Aarhus University), and Farshad Moradi (Aarhus University)
- Two-Stage Bulk-Driven Variable Gain Amplifier for Low-Voltage Applications .45.....
Daniel Arbet (Slovak University of Technology), Martin Kovac (Slovak University of Technology), Lukas Nagy (Slovak University of Technology), Viera Stopjakova (Slovak University of Technology), and Michal Šovčík (Slovak University of Technology)
- Design and Performance Analysis of Ultra-Low Voltage Rail-to-Rail Comparator in 130 nm CMOS Technology .51.....
Lukas Nagy (Slovak University of Technology), Daniel Arbet (Slovak University of Technology), Martin Kovac (Slovak University of Technology), Miroslav Potocny (Slovak University of Technology), and Viera Stopjakova (Slovak University of Technology)

Session 2: System Design

- Superpixel Accelerator for Computer Vision Applications on Arria 10 SoC .55.....
Amila Akagic (University of Sarajevo), Emir Buza (University of Sarajevo), Razija Turcinhodzic (University of Sarajevo), Hana Haseljic (University of Sarajevo), Noda Hiroyuki (Keio University), and Hideharu Amano (Keio University)
- Heuristic for Page-Based Incremental Reprogramming of Wireless Sensor Nodes .61.....
Kai Lehniger (IHP), Stefan Weidling (IHP), and Mario Schölzel (IHP)
- QoSInNoC: Analysis of QoS-Aware NoC Architectures for Mixed-Criticality Applications .67.....
Serhiy Avramenko (Politecnico di Torino), Siavoosh Payandeh Azad (Tallinn University of Technology), Stefano Esposito (Politecnico di Torino), Behrad Niazmand (Tallinn University of Technology), Massimo Violante (Politecnico di Torino), Jaan Raik (Tallinn University of Technology), and Maksim Jenihhin (Tallinn University of Technology)

Session 3: Digital Circuit Test

- Tuning Stochastic Space Compaction to Faster-than-at-Speed Test .73.....
Alexander Sprenger (University of Paderborn) and Sybille Hellebrand (University of Paderborn)
- Constraint-Based Pattern Retargeting for Reducing Localized Power Activity During Testing .79....
Harshad Dhotre (University of Bremen), Stephan Eggersgluss (Mentor Graphics Development GmbH), Rolf Drechsler (University of Bremen & DFKI GmbH), Mehdi Dehbashi (Infineon Technologies), and Ulrike Pfannkuchen (Infineon Technologies)
- On the Comparison of Different ATPG Approaches for Approximate Integrated Circuits .85.....
Marcello Traiola (LIRMM), Arnaud Virazel (LIRMM), Patrick Girard (LIRMM), Mario Barbareschi (DIETI - University of Naples Federico II), and Alberto Bosio (LIRMM)

Poster Session 2

An Integrated Phase Shifting Frequency Synthesizer for Active Electronically Scanned Arrays	91
<i>Giulio D'Amato (Politecnico di Bari), Giovanni Piccinni (Politecnico di Bari), Gianfranco Avitabile (Politecnico di Bari), Giuseppe Coviello (Politecnico di Bari), and Claudio Talarico (Gonzaga University)</i>	
Modeling and Accelerated Mixed-Signal Simulation of a Control System	95
<i>Sara Divanbeigi (Leibniz Universität Hannover), Felix Winkler (Leibniz Universität Hannover), Martin Bergen (Leibniz Universität Hannover), and Markus Olbrich (Leibniz Universität Hannover)</i>	
Natural Language Based Power Domain Partitioning	101
<i>David Lemma (University of Bremen), Daniel Große (University of Bremen & DFKI GmbH), and Rolf Drechsler (University of Bremen & DFKI GmbH)</i>	
Synthesis of Finite State Machines on Memristor Crossbars	107
<i>Umberto Ferrandino (DIETI - University of Naples Federico II), Marcello Traiola (LIRMM), Mario Barbareschi (DIETI - University of Naples Federico II), Antonino Mazzeo (DIETI - University of Naples Federico II), Petr Fiser (Czech Technical University of Prague), and Alberto Bosio (LIRMM)</i>	
2.4 GHz LC-VCO with Improved Robustness against PVT Using FD-SOI Body Biasing Technique	113
<i>Szymon Reszewicz (Warsaw University of Technology), Krzysztof Siwiec (Warsaw University of Technology), and Witold A. Pleskacz (Warsaw University of Technology)</i>	
Augmenting All Solution SAT Solving for Circuits with Structural Information	117
<i>Abraham Temesgen Tibebu (University of Bremen) and Goerschwin Fey (Hamburg University of Technology)</i>	
Design of Low-Bit Robust Analog-to-Digital Converters for Signals with Gaussian Distribution	123
<i>Milan R. Dincic (Faculty of Electronic Engineering Nis), Zoran H. Peric (Faculty of Electronic Engineering Nis), Dragan B. Denic (Faculty of Electronic Engineering Nis), and Zoran Stamenkovic (IHP GmbH)</i>	

Session 4: Reconfigurability

An Evolutionary Technique for Reducing the Duration of Reconfigurable Scan Network Test	129
<i>Riccardo Cantoro (Politecnico di Torino), Luigi San Paolo (Politecnico di Torino), Matteo Sonza Reorda (Politecnico di Torino), and Giovanni Squillero (Politecnico di Torino)</i>	
Intermittent Resistance Fault Detection at Board Level	135
<i>Hassan Ebrahimi (University of Twente) and Hans G. Kerkhoff (University of Twente)</i>	

Session 5: Reliability

Using a Duplex Time-to-Digital Converter for Metastability Characterization of an FPGA	141
<i>Florian Huemer (TU Wien), Thomas Polzer (UAS Technikum Wien), and Andreas Steininger (TU Wien)</i>	

Software-Level TMR Approach for On-Board Data Processing in Space Applications .147.....	
<i>Karl Janson (Tallinn University of Technology), Carl Johann Treudler</i>	
<i>(German Aerospace Center - DLR), Thomas Hollstein (Tallinn University</i>	
<i>of Technology & Frankfurt University of Applied Sciences), Jaan Raik</i>	
<i>(Tallinn University of Technology), Maksim Jenihhin (Tallinn</i>	
<i>University of Technology), and Goerschwin Fey (Hamburg University of</i>	
<i>Technology)</i>	

Session 6: Student Papers

Integrated Sensors for Early Breast Cancer Diagnostics .153.....	
<i>Omar Farag (German University in Cairo), Mariam Mohamed (German</i>	
<i>University in Cairo), Mohamed Abd El Ghany (German University in Cairo</i>	
<i>& TU Darmstadt), and Klaus Hofmann (TU Darmstadt)</i>	
Self Vth-Compensating CMOS On-Chip Rectifier for Inductively Powered Implantable Medical	
Devices .158.....	
<i>Miroslav Potocny (Slovak University of Technology), Viera Stopjakova</i>	
<i>(Slovak University of Technology), and Martin Kovac (Slovak University</i>	
<i>of Technology)</i>	
A Methodology to Verify Digital IP's within Mixed-Signal Systems .162.....	
<i>Navaneetha Channiganathota Manjappa (IHP), Anselm Breitenreiter (IHP),</i>	
<i>Markus Ulbricht (IHP), and Milos Krstic (IHP)</i>	

Author Index .167.....	
------------------------	--