

2018 IEEE International Memory Workshop (IMW 2018)

**Kyoto, Japan
13-16 May 2018**



**IEEE Catalog Number: CFP18NOV-POD
ISBN: 978-1-5386-5248-0**

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18NOV-POD
ISBN (Print-On-Demand):	978-1-5386-5248-0
ISBN (Online):	978-1-5386-5247-3
ISSN:	2330-7978

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

IMW 2018 TABLE OF CONTENTS

Committees	ix
Summary of Events	xi
Schedule	xiii
Sponsors	xviii

Invited Keynotes

[1-1] 3D Flash Memory for Data-intensive Applications	1
<i>Satoshi Inaba</i>	
[1-2] Future of DRAM	NA*
<i>Gurtej S. Sandhu</i>	
[1-3] Challenges in Automotive Memory Solutions	5
<i>Hai Wang</i>	
[1-4] Ferroelectric HfO₂ and its Impact on the Memory Landscape	12
<i>Stefan Müller</i>	

Poster Session

[P1] Ferroelectric TiN/Hf_{0.5}Zr_{0.5}O₂/TiN Capacitors with Low-Voltage Operation and High Reliability for Next-Generation FRAM Applications	19
<i>Si Joon Kim, Jaidah Mohan, Chadwin D. Young, Luigi Colombo, Jiyong Kim, Scott R. Summerfelt and Tamer San</i>	
[P2] Switching and Failure Mechanism of Self-selective Cell in 3D VRRAM by RTN-based Defect Tracking Technique	23
<i>Tiancheng Gong, Qing Luo, Hangbing Lv, Xiaoxin Xu, Jie Yu, Peng Yuan, Danian Dong, Chuanbing Chen, Jiahao Yin, Lu Tai, Xi Zhu, Shibing Long, Qi Liu, and Ming Liu</i>	
[P3] Study of Thyristor-Mode Dual-Channel NAND Flash Devices	27
<i>Roger Lo, Hang-Ting Lue, Weichen Chen, Pei-Ying Du, Tzu-Hsuan Hsu, Tuo-Hung Hou, Keh-Chung Wang, and Chih-Yuan Lu</i>	

*Article not available at time of printing

[P4] A Built-In Self Test Compensating Process-Voltage Variation in Data Paths of High Performance DRAMs	31
<i>Juseop Park and Kee-Won Kwon</i>	
[P5] DRAM Retention at Cryogenic Temperatures	35
<i>Fiona Wang, Thomas Vogelsang, Brent Haukness, and Stephen C. Magee</i>	
[P6] The Analysis of Erase Voltage Variability in 70-nm Split-Gate Flash Memory Arrays	39
<i>Yuri Tkachev, Jong-Won Yoo, Alexander Kotov, Lawrence T. Clark, and Keith E. Holbert</i>	
[P7] High-Quality PUF Extraction from Commercial RRAM using Switching-Time Variability	43
<i>Manan Suri and Supriya Chakraborty</i>	
[P8] Scaling of Split-Gate Flash Memory with 1.05V Select Transistor for 28nm Embedded Flash Technology	47
<i>N. Do, J. W. Yang, Y.J. Sheng, C.S. Su, M.T. Wu, H. Ouyang, H. Liang, S. Hariharan, M. Tadayoni, J. Norman, T. Vu, A. Ly, S. Hong, H. Tran, and V. Tiwari</i>	
[P9] Error Characterization and ECC Usage Relaxation beyond 20nm Floating Gate NAND Flash Memory	50
<i>S.H. Ku, T. W. Lin, C.H. Cheng, C.W. Lee, Ti-Wen Chen, Wen-Jer Tsai, T.C. Lu, W.P. Lu, K.C. Chen, Tahui Wang, and Chih-Yuan Lu</i>	
[P10] Optimizing Programming Energy for Improved RRAM Reliability for High Endurance Applications	54
<i>G. Sassine, D. Alfaro Robayo, C. Nail, J.-F. Nodin, J. Coignus, G. Molas, and E. Nowak</i>	
[P11] High-Endurance Ferroelectric NOR Flash Memory Using (Ca,Sr)Bi₂Ta₂O₉ FeFETs	58
<i>Mitsue Takahashi, Wei Zhang, and Shigeki Sakai</i>	
[P12] Implementation of Functionally Complete Boolean Logic and 8-bit Adder in CMOS Compatible 1T1R RRAMs for In-Memory Computing	62
<i>Z. R. Wang, Y. Li, Y. T. Su, Y. X. Zhou, K. S. Yin, L. Cheng, T. C. Chang, K. H. Xue, S. M. Sze, and X. S. Miao</i>	
[P13] Cu Filament Based Resistive Switching and Oxidation-reduction through Dopamine Sensing in Novel Cu/MoS₂/TiN Structure	66
<i>M. Dutta, S. Ginnaram, A. Roy, and S. Maikap</i>	
[P14] RRAM/CMOS-Hybrid Architecture of Annealing Processor for Fully Connected Ising Model	70
<i>Shogo Matsumoto, Hidenori Gyoten, Masayuki Hiromoto, and Takashi Sato</i>	
[P15] Mott Memory Devices Based on the Mott Insulator (V_{1-x}Cr_x)₂O₃	74
<i>J. Tranchant, M. Querré, E. Janod, M.-P. Besland, B. Corraze and L. Cario</i>	

Technical Papers

PCM and Selectors

[2-1] Phase-Change Memory: Performance, Roles and Challenges <i>Invited</i>	81
G. Navarro, G. Bourgeois, J. Kluge, A. L. Serra, A. Verdy, J. Garrione, M. C. Cyrille, N. Bernier, A. Jannaud, C. Sabbione, M. Bernard, E. Nolot, F. Fillot, P. Noé, L. Fellouh, G. Rodriguez, V. Beugin, O. Cueto, N. Castellani, J. Coignus, V. Delaye, C. Socquet-Clerc, T. Magis, C. Boixaderas, S. Barnola and E. Nowak	
[2-2] High Temperature Stability and Performance Analysis of N-doped Ge-Se-Sb based OTS Selector Devices	85
A. Verdy, G. Navarro, M. Bernard, P. Noé, C. Licita, G. Bourgeois, J. Garrione, M.C. Cyrille, V. Sousa, and E. Nowak	
[2-3] Low Cost Diode as Selector Device for Embedded Phase Change Memory in Advanced FD-SOI Technology	89
J. J. Fagot, P. Boivin, V. Della-Marca, J. Postel-Pellerin, D. Deleruyelle, O. Weber, E. Richard, and F. Arnaud	
[2-4] Engineering and Stack Optimization of Cu-based Selector Devices for Low Power SCM Applications	93
Marinela Barci, Andrea Fantini, Augusto Redolfi, Thomas Witters, Shreya Kundu, Attilio Belmonte, Wouter Devulder, Karl Opsomer, Romain Delhougne, Ludovic Goux, and Gouri Sankar Kar	

RRAM and Emerging Memories

[3-1] Cross point Cu ReRAM with BC-doped Selector	99
Kazuhiro Ohba, Shuichiro Yasuda, Tetsuya Mizuguchi, Hiroaki Sei, Tomohito Tsushima, Masayuki Shimuta, Tsunenori Shiimoto, Tetsuya Yamamoto, Takeyuki Sone, Seiji Nonoguchi, Akira Kouchiyama, Wataru Otsuka, Katsuhisa Aratani, and Keiichi Tsutsui	
[3-2] On the Key Impact of Composition of Ge-Te and Ge-Se Electrolytes on CBRAM Properties	102
Janaki Radhakrishnan, Attilio Belmonte, Thomas Witters, Sergiu Clima, Augusto Redolfi, Gouri Sankar Kar, Michel Houssa, and Ludovic Goux	
[3-3] Oxygen Distribution around Filament in Ta-O Resistive RAM Fabricated using 40 nm CMOS Technology	106
Masashi Arita, Atsushi Tsurumaki-Fukuchi, Yasuo Takahashi, Zhiqiang Wei, Shunsaku Muraoka, Satoru Ito, and Shinichi Yoneda	

[3-4] Understanding Endurance in TiN/a-Si/TiO_x/TiN RRAM Devices	110
<i>Subhali Subhechha, Robin Degraeve, Attilio Belmonte, Ludovic Goux, Gabriele Luca Donadio, Philippe Roussel, Kristin De Meyer, Jan Van Houdt, and Gouri Sankar Kar</i>	
[3-5] Materials and Processes for Emerging Memories Invited	114
<i>Mahendra Pakala, Lin Xue, Minrui Yu, Michel Frei, Lavinia Nistor and Jaesoo Ahn</i>	

Embedded Memory (Late News)

[3-6] 40nm & 22nm Embedded Charge Trap Flash for Automotive Applications	121
<i>James Pak, Chun Chen, Kuo-Tung Chang, Shiva Shetty, Amy Tu, Jonas Neo, Pawan Singh, Stefano Amato, Amichai Givant, Tim Thurgate, Unsoon Kim, Inkuk Kang, Yoram Betser, Kobi Danon, and Yu Sun</i>	

MRAM and Memory Periphery

[4-1] High Density 3D Cross-point STT-MRAM Invited	127
<i>Yiming Huai, Hongxin Yang, Xiaojie Hao, Zihui Wang, Roger Malmhall, Kimihiro Sato, Jing Zhang, Dong Ha Jung, Xiaobin Wang, Pengfa Xu, and Bing Yen</i>	
[4-2] Temperature Limits of Single and Composite Storage Layer with Different Thicknesses and Capping Materials for p-STT-MRAM Applications	131
<i>L. Tillie, J. Chatterjee, R. C. Sousa, S. Auffret, N. Lamard, J. Guelfucci, E. Nowak , B. Dieny, and I.L. Prejbeanu</i>	
[4-3] 1T-1MTJ Type Embedded STT-MRAM with Advanced Low-Damage and Short-failure-free RIE Technology Down to 32 nmΦ MTJ Patterning	135
<i>H. Sato, T. Watanabe, H. Koike, T. Saito, S. Miura, H. Honjo, H. Inoue, S. Ikeda, Y. Noguchi, T. Tanigawa, M. Yasuhira, H. Ohno, T. Endoh, S.-Y. Kang, T. Kubo, K. Takatsuki, K. Yamashita, Y. Yagi, R. Tamura, T. Nishimura and K. Murata</i>	
[4-4] Enhancing Magnetic Immunity of STT-MRAM with Magnetic Shielding	139
<i>Bharat Bhushan, Lim Teck Guan, Danny Shum, Eva Wai Leong Ching, Boo Yang Jung, Wei Yi Lim, Wanbing Yi, Francis Poh, and Juan Boon Tan</i>	
[4-5] A Comprehensive Study on DDR4 MRAM and ReRAM Power Estimation using a Parameterized NVM Power Calculator	143
<i>Won Ho Choi, Martin Lueker-Boden, Michael Grobis, Neil Robertson, and Zvonimir Bandic</i>	
[4-6] Cost Effective FinFET Platform for Stand Alone DRAM 1Y and Beyond Memory Periphery	147
<i>A. Spessot, N. Sharan, H. Oh, R. Ritzenthaler, E. Dentoni Litta, B. O'Sullivan, A. Mallik, An De Keersgieter, B. Parvaïs, Y. Sherazi, V. Machkaoutsan, C. Kim, P. Fazan, D. Mocuta, A. Mocuta, and N. Horiguchi</i>	

RRAM and Neuromorphic

[5-1] ReRAM Technologies for Embedded Memory and Further Applications <i>Invited</i>	153
<i>Satoru Ito, Yukio Hayakawa, Zhiqiang Wei, Shunsaku Muraoka, Koichi Kawashima, Hideto Kotani, Kazuyuki Kouno, Masayoshi Nakayama, Guo An Du, Jiann Fu Chen, Stanley PL Yeoh, Mars HY Chen, Takumi Mikawa, and Shinichi Yoneda</i>	
[5-2] Error-Reduction Controller Techniques of TaOx-based ReRAM for Deep Neural Networks to Extend Data-Retention Lifetime by Over 1700x	157
<i>Yoshiaki Deguchi, Kazuki Maeda, Shun Suzuki, Toshiki Nakamura and Ken Takeuchi</i>	
[5-3] In-Memory Computing with Memristor Arrays	161
<i>Can Li, Daniel Belkin, Yunning Li, Peng Yan, Miao Hu, Ning Ge, Hao Jiang, Eric Montgomery, Peng Lin, Zhongrui Wang, John Paul Strachan, Mark Barnell, Qing Wu, R. Stanley Williams, J. Joshua Yang, and Qiangfei Xia</i>	
[5-4] Atom Switch with Improved Cycle Endurance using Field Enhancement for Nonvolatile SoC	165
<i>T. Sakamoto, Y. Tsuji, X. Bai, M. Miyamura, A. Morioka, R. Nebashi, N. Banno, K. Okamoto, N. Iguchi, H. Hada, T. Sugabayashi, and M. Tada</i>	
[5-5] Self-Referenced Read Methodology for EMs	169
<i>Marco Sforzin, Graziano Mirichigni, Alessandro Orlando, and Paolo Amato</i>	

3D NAND and Embedded

[6-1] System Performance Analysis of Bit-Alterable 3D NAND Flash Devices for High-Performance Solid-State Drive (SSD) Applications	175
<i>Hung-Sheng Chang, Hang-Ting Lue, Yuan-Hao Chang, Hsiang-Pang Li, Keh-Chung Wang and Chih-Yuan Lu</i>	
[6-2] Study of Counter-Pulse (CP) Programming Method to Improve the Vt Distribution for 3D Charge-Trapping NAND Flash Devices	179
<i>Yung-Chun Lee, Wei-Chen Chen, Hang-Ting Lue, Chih-Chang Hsieh, Kuo-Pin Chang, Ping-Hsien Lin, Hsiang-Pang Li, Keh-Chung Wang and Chih-Yuan Lu</i>	
[6-3] 3D-NAND Flash Solid-State Drive (SSD) for Deep Neural Network Weight Storage of IoT Edge Devices with 700x Data-retention Lifetime Extention	183
<i>Yoshiaki Deguchi and Ken Takeuchi</i>	

[6-4] 40 nm Ultralow-Power Charge-Trap Embedded NVM Technology for IoT Applications	187
<i>I. Kouznetsov, K. Ramkumar, V. Prabhakar, L. Hin, H.M. Shih, S. Saha, S. Govindaswamy, M. Amundson, D. Dalton, T. Phan, Z. Luzada, V. Raghavan, V. Agrawal, K. Donnelly, P.C. Shih, C.C. Huang, K.L. Lee, C.H. Wang, C.H. Huang, C.H. Lin, and Y.K. Sheu</i>	

Author Index