

2018 IEEE 23rd European Test Symposium (ETS 2018)

**Bremen, Germany
28 May – 1 June 2018**



**IEEE Catalog Number: CFP18216-POD
ISBN: 978-1-5386-3729-6**

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18216-POD
ISBN (Print-On-Demand):	978-1-5386-3729-6
ISBN (Online):	978-1-5386-3728-9
ISSN:	1530-1877

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

DETECTION OF IJTAG ATTACKS USING LDPC-BASED FEATURE REDUCTION AND MACHINE LEARNING	1
<i>Xuanle Ren, R. D. Blanton, V. G. Tavares</i>	
ONLINE PREVENTION OF SECURITY VIOLATIONS IN RECONFIGURABLE SCAN NETWORKS.....	7
<i>A. Atteya, M. A. Kochte, M. Sauer, P. Raiola, B. Becker, H.-J. Wunderlich</i>	
LOCKING OF BIOCHEMICAL ASSAYS FOR DIGITAL MICROFLUIDIC BIOCHIPS	13
<i>S. Bhattacharjee, J. Tang, M. Ibrahim, K. Chakrabarty, R. Karri</i>	
ADC TEST METHODS USING AN IMPURE STIMULUS: A SURVEY	19
<i>J. Schat</i>	
MEASURING MIXED-SIGNAL TEST STIMULUS QUALITY	24
<i>S. Sunter, K. Jurga</i>	
ASSISTED TEST DESIGN FOR NON-INTRUSIVE MACHINE LEARNING INDIRECT TEST OF MILLIMETER-WAVE CIRCUITS	30
<i>F. Cilici, M. J. Barragan, S. Mir, E. Lauga-Larrozey, S. Bourdel</i>	
IEEE STD P1838'S FLEXIBLE PARALLEL PORT AND ITS SPECIFICATION WITH GOOGLE'S PROTOCOL BUFFERS	36
<i>Yu Li, Ming Shao, Hailong Jiao, A. Cron, S. Bhatia, E. J. Marinissen</i>	
A SOFTWARE RECONFIGURABLE ASSERTION CHECKING UNIT FOR RUN-TIME ERROR DETECTION	42
<i>Yumin Zhou, S. Burg, O. Bringmann, W. Rosenstiel</i>	
TOWARDS THE FORMAL VERIFICATION OF SECURITY PROPERTIES OF A NETWORK-ON-CHIP ROUTER.....	48
<i>J. Sepulveda, D. Aboul-Hassan, G. Sigl, B. Becker, M. Sauer</i>	
DESIGN OF FAULT-TOLERANT NEUROMORPHIC COMPUTING SYSTEMS	54
<i>Mengyun Liu, Lixue Xia, Yu Wang, K. Chakrabarty</i>	
THE IMPACT OF PRODUCTION DEFECTS ON THE SOFT-ERROR TOLERANCE OF HARDENED LATCHES	63
<i>S. Holst, Ruijun Ma, Xiaoping Wen</i>	
MODELING AND TESTING COMPARISON FAULTS OF MEMRISTIVE TERNARY CONTENT ADDRESSABLE MEMORIES	69
<i>Li-Wei Deng, Jin-Fu Li, Yong-Xiao Chen</i>	
SENSE AMPLIFIER OFFSET CHARACTERISATION AND TEST IMPLICATIONS FOR LOW-VOLTAGE SRAMS IN 65 NM	75
<i>D. Patel, D. Wright, M. Sachdev</i>	
DESIGN AND TESTING METHODOLOGIES FOR TRUE RANDOM NUMBER GENERATORS TOWARDS INDUSTRY CERTIFICATION.....	81
<i>J. Balasch, F. Bernard, V. Fischer, M. Grujic, M. Laban, O. Petura, V. Rozic, G. van Battum, I. Verbaauwhede, M. Wakker, Bohan Yang</i>	
BISTS FOR POST-BOND TEST AND ELECTRICAL ANALYSIS OF HIGH DENSITY 3D INTERCONNECT DEFECTS	91
<i>I. Jani, D. Lattard, P. Vivet, L. Arnaud, E. Beigné</i>	
INTERCONNECT-AWARE TESTS TO COMPLEMENT GATE-EXHAUSTIVE TESTS	97
<i>I. Pomeranz, S. Venkataraman</i>	
CHALLENGES IN CELL-AWARE TEST.....	103
<i>S. P. Dixit, D. D. Vora, Ke Peng</i>	
MACHINE LEARNING APPLICATIONS IN IC TESTING	109
<i>H.-G. Stratigopoulos</i>	
DEVICE AGING: A RELIABILITY AND SECURITY CONCERN.....	119
<i>D. Kraak, M. Taouil, S. Hamdioui, P. Weckx, F. Catthoor, A. Chatterjee, A. Singh, H.-J. Wunderlich, N. Karimi</i>	
MODEL-BASED AVIONIC SYSTEMS TESTING FOR THE AIRBUS FAMILY	129
<i>J. Peleska</i>	
COVERING UNDETECTED TRANSITION FAULT SITES WITH OPTIMISTIC UNSPECIFIED TRANSITION FAULTS UNDER MULTICYCLE TESTS.....	139
<i>I. Pomeranz</i>	
COVERING HARD-TO-DETECT DEFECTS BY THERMAL QUORUM SENSING	141
<i>Po-Yao Chuang, Cheng-Wen Wu, Harry H. Chen</i>	

REINN: EFFICIENT ERROR RESILIENCE IN ARTIFICIAL NEURAL NETWORKS USING ENCODED CONSISTENCY CHECKS	143
<i>S. Pandey, S. Banerjee, A. Chatterjee</i>	
FAULT-DETECTION-STRENGTHENED METHOD TO ENABLE THE POST FOR VERY-LARGE AUTOMOTIVE MCU IN COMPLIANCE WITH ISO26262	145
<i>Senling Wang, Y. Higami, H. Takahashi, H. Iwata, Y. Maeda, J. Matsushima</i>	
HARDWARE TROJAN DETECTION USING PATH DELAY ORDER ENCODING WITH PROCESS VARIATION TOLERANCE.....	147
<i>Xiaotong Cui, Kaijie Wu, R. Karri</i>	
EXTENDING POST-SILICON COVERAGE MEASUREMENT USING TIME-MULTIPLEXED FPGA OVERLAYS	149
<i>F. Eslami, Eddie Hung, S. J. E. Wilton</i>	
METHODOLOGY FOR DETERMINING THE INFLUENCING FACTORS OF LIFETIME VARIATION FOR POWER DEVICES	151
<i>C. V. Pop, A. Buzo, G. Pelz, H. Cucu, C. Burileanu</i>	
ON NO-REFERENCE ON-LINE ERROR-TOLERABILITY TESTING FOR VIDEOS	153
<i>Tong-Yu Hsieh, Shang-En Chan, Chi-Hsuan Ho</i>	
AN EFFICIENT FAULT-TOLERANT VALVE-BASED MICROFLUIDIC ROUTING FABRIC FOR SINGLE-CELL ANALYSIS.....	155
<i>Y. Moradi, K. Chakrabarty, U. Schlichtmann</i>	
RECYCLED IC DETECTION THROUGH AGING SENSOR.....	157
<i>D. Rossi, V. Tenentes, S. Khursheed, S. M. Reddy</i>	
AUTOMATIC GENERATION OF IN-CIRCUIT TESTS FOR BOARD ASSEMBLY DEFECTS.....	159
<i>H. van Schaaijk, M. Spierings, E. J. Marinissen</i>	
ON THE MITIGATION OF SINGLE EVENT TRANSIENTS ON FLASH-BASED FPGAS.....	161
<i>S. Azimi, Boyang Du, L. Sterpone</i>	
Author Index	