

2018 IEEE 2nd Electron Devices Technology and Manufacturing Conference (EDTM 2018)

**Kobe, Japan
13-16 March 2018**



**IEEE Catalog Number: CFP18J58-POD
ISBN: 978-1-5386-3713-5**

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18J58-POD
ISBN (Print-On-Demand):	978-1-5386-3713-5
ISBN (Online):	978-1-5386-3712-8

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2018 IEEE Electron Devices Technology and Manufacturing Conference (EDTM)

Wednesday, March 14
Main Hall (Shinsho-Hall A+B)

8:30-9:00 Opening

Opening Remarks, Hitoshi Wakabayashi, General Chair of EDTM 2018, Tokyo Institute of Technology

9:00-11:00 Plenary Session

Chair: Kazunari Ishimaru, Toshiba Memory Corp.

PL-1 9:00-9:40

Logic Technology Scaling to Continue Moore's Law, Mark T. Bohr, Intel Corporation..... 1

PL-2 9:40-10:20

2D Materials for Smart Life, Kaustav Banerjee, University of California, Santa Barbara 4

PL-3 10:20-11:00

Evolution of the GPU Device Widely Used in AI and Massive Parallel Processing, Toru Baji, NVIDIA (Japan)..... 7

11:00-11:45 Exhibition Talks

Chair: Hisataka Hayashi, Toshiba Memory Corp.

Ex-1 Coventor, A Lam Research Company

Ex-2 GLOBALFOUNDRIES

Ex-3 TOKYO SEIMITSU CO., LTD.

Ex-4 Toshiba Memory Corporation

Ex-5 ADVANTEC CO., LTD.

Ex-6 Atomera Inc.

Ex-7 MDLSOFT

Ex-8 MKS Japan, Inc.

Ex-9 National Institute of Advanced Industrial Science and Technology (AIST)

Ex-10 tei Solutions Inc.

13:15-14:30 Session 3M - Device: Super Steep Slope Devices 1

Chair: Kejun Xia, NXP Semiconductors

3M-1 13:15-13:40

Design Considerations of Ferroelectric Properties for Negative Capacitance MOSFETs, Ali Saeidi, Farzan Jazaeri, Igor Stolichnov, Christian C. Enz, and Adrian M. Ionescu, Ecole Polytechnique Fédérale de Lausanne 10

3M-2 13:40-14:05

Analysis of Negative Capacitance UTB SOI MOSFETs Considering Line-Edge Roughness and Work Function Variation, Pin-Chieh Chiu and Vita Pi-Ho Hu, National Central University 13

3M-3 14:05-14:30

Investigation of Fin-Width Sensitivity of Threshold Voltage for InGaAs/Si Channel Negative-Capacitance FinFETs, Shih-En Huang and Pin Su, National Chiao Tung University 16

14:55-15:30 Authors Interview

**Wednesday, March 14
Room C (Conference Room 3)**

13:15-14:55 Session 3C - Material: 2D Related Materials

Chairs: Iriya Muneta, Tokyo Tech.
Paul Berger, Ohio State Univ.

3C-1 13:15-13:40 (Invited)

2D Materials for Ubiquitous Electronics, Saptarshi Das, Pennsylvania State University 19

3C-2 13:40-14:05

Synthesis and Characterization of Novel TMD: Rhenium Disulfide, Michael D. Valentin^{1,2}, Alison Guan¹, Ariana E. Nguyen¹, I-Hsi Lu¹, Cindy S. Merida¹, Michael J. Gomez¹, Madan Dubey², and Ludwig Bartels¹, ¹University of California, ²U.S. Army Research Laboratory 21

3C-3 14:05-14:30 (Invited)

3D Foams as a New Thermal Material for a Variety of Applications, Hang Tong Edwin Teo, Nanyang Technological University 24

3C-4 14:30-14:55

Anisotropic Thermal Conductivity of Vertically Self-Ordered Nanocrystalline Boron Nitride Thin Films for Thermal Hotspot Mitigation in Electronics, Siu Hon Tsang¹, Olivier Cometto², Majid Kabiri Samani³, Shuangxi Sun³, Johan Liu³, and Edwin Hang Tong Teo¹, ¹Nanyang Technological University, ²CINTRA CNRS/NTU/THALES, ³Chalmers University of Technology 25

14:55-15:30 Authors Interview

**Wednesday, March 14
Room D (Barcelona)**

13:15-14:55 Session 3D - Modeling & Reliability: Modeling for Reliability

Chairs: Lining Zhang, Shenzhen Univ.
Xianping Chen, Chongqing Univ.

3D-1 13:15-13:40 (Invited)

Modeling of Carrier Trapping and Its Impact on Switching Performance, Mitiko Miura-Mattausch, Hideyuki Kikuchiara, Dondee Navarro, and Hans Jürgen Mattausch, Hiroshima University 28

3D-2 13:40-14:05

Consistent Predictive Simulation of SRAM-Cell Performance Degradation Including Both MOSFET Fabrication Variation and Aging, Hiroaki Gau¹, Nezam Rohbani², Tapas K. Maiti¹, Dondee Navarro¹, Mitiko Miura-Mattausch¹, Hans Jürgen Mattausch¹, and Hirotaka Takatsuka³, ¹Hiroshima University, ²Sharif University of Technology, ³Mie Fujitsu Semiconductor Limited 31

3D-3 14:05-14:30

Non-Universal Temperature Dependence of Hot Carrier Degradation (HCD) in FinFET: New Observations and Physical Understandings, Zhuoqing Yu¹, Runsheng Wang¹, Peng Hao², Shaofeng Guo¹, Pengpeng Ren¹, and Ru Huang¹, ¹Peking University, ²now at University of California, Irvine.....34

3D-4 14:30-14:55

Comprehensive 3D TSV Reliability Study on 14nm FINFET Technology with Thinned Wafers, C. S. Premachandran, Salvatore Cimino, Sean Ogdan, Zhuo-Jie (George) Wu, Daniel Smith, and Sukesh Kannan, Linjun Cao, Manjunatha Prabhu, Walter Yao, Rakesh Ranjan, Luke England, and Patrick Justison, GLOBALFOUNDRIES Inc.....37

14:55-15:30 Authors Interview**14:55-15:30 Poster Viewing in Event Hall**

*For Poster Session, please see the detailed information from page (21).

Wednesday, March 14
Room C (Conference Room 3)

15:30-16:45 Session 4C - Process: Dry Etching and Ion Implantation

Chairs: Kazuo Nojiri, Lam Research

Yoji Kawasaki, Sumitomo Heavy Industries Ion Technology Co., Ltd.

4C-1 15:30-15:55 (Invited)

Atomic Layer Etching: Benefits and Challenges, Thorsten Lill, Keren J. Kanarik, Samantha Tan, Skip Berry, Andreas Fischer, Vahid Vahedi, and Richard A. Gottscho, Lam Research41

4C-2 15:55-16:20

Withdrawn

4C-3 16:20-16:45

Ion Implantation Synthesis of Si-Doped HfO₂ Ferroelectric Thin Films, Shinji Migita¹, Hiroyuki Ota¹, Hiroyuki Yamada¹, Keisuke Shibuya¹, Akihito Sawa¹, Takashi Matsukawa¹, and Akira Toriumi², ¹National Institute of Advanced Industrial Science and Technology (AIST), ²The University of Tokyo44

16:45-17:00 Authors Interview

Wednesday, March 14
Room D (Barcelona)

15:30-16:45 Session 4D - Device: Advanced CMOS

Chairs: Naoto Horiguchi, IMEC

Gong Xiao, National Univ. of Singapore

4D-1 15:30-15:55

Potential Influence of Surface Atomic Disorder on Fermi-Level Pinning at Metal/SiGe Interface, X. Luo, T. Nishimura, T. Yajima, and A. Toriumi, The University of Tokyo47

4D-2 15:55-16:20

Enhanced Germanium-Tin P-Channel FinFET Performance Using Post-Metal Anneal, Dian Lei¹, Kwang Hong Lee², Yi-Chiau Huang³, Shuyu Bao^{2,4}, Wei Wang¹, Saeid Masudy-Panah¹, Sachin Yadav¹, Annie Kumar¹, Yuan Dong¹, Yuye Kang¹, Shengqiang Xu¹, Ying Wu¹, Chuan Seng Tan^{2,4}, Xiao Gong¹, and Yee-Chia Yeo^{1,5}, ¹National University of Singapore, ²SMART, ³Applied Materials, ⁴Nanyang Technological University, ⁵Currently with TSMC50

4D-3 16:20-16:45

Polarity Control in WSe₂ Field-Effect Transistors Using Dual Gate Architecture, Hiroyuki Takagi, Ryo Ikoma, Tomoaki Oba, and Takamasa Kawanago, Tokyo Institute of Technology53

16:45-17:00 Authors Interview**16:45-18:00 Poster Viewing in Event Hall**

*For Poster Session, please see the detailed information from page (21).

Thursday, March 15
Room A (Shinsho-Hall A)

8:30-9:45 Session 5A - Featuring: Artificial Intelligence and Enabling Devices 1

Chairs: Kazunari Ishimaru, Toshiba Memory Corp.
 . Carlo Reita, CEA-LETI

5A-1 8:30-8:55 (Invited)

Steep Slope Transistors for Quantum Computing, Adrian M. Ionescu, Teodor Rosca, and Cem Alper, Ecole Polytechnique Fédérale de Lausanne56

5A-2 8:55-9:20

Energy and Area Efficient Tunnel FET-Based Spiking Neural Networks, Dinesh Rajasekharan¹, Sarvesh S. Chauhan¹, Amit Ranjan Trivedi², and Yogesh Singh Chauhan¹, ¹Indian Institute of Technology, Kanpur, ²University of Illinois at Chicago59

5A-3 9:20-9:45

Electrode Material Dependence of Resistive Switching Behavior in Ta₂O₅ Resistive Analog Neuromorphic Device, Hisashi Shima, Makoto Takahashi, Yasuhisa Naitoh, and Hiroyuki Akinaga, National Institute of Advanced Industrial Science and Technology (AIST)62

9:45-10:40 Authors Interview

Thursday, March 15
Room B (Shinsho-Hall B)

8:30-10:10 Session 5B - Package: Photonics Related Technologies

Chairs: Eric Beyne, IMEC
 Yoichiro Kurita, Toshiba Corp.

5B-1 8:30-8:55 (Invited)

An Advanced CuCu Hybrid Bonding for Novel Stacked CMOS Image Sensor, Y. Kagawa¹, N. Fujii², K. Aoyagi², Y. Kobayashi¹, S. Nishi¹, N. Todaka¹, S. Takeshita¹, J. Taura¹, H. Takahashi², Y. Nishimura², K. Tatani², M. Kawamura¹, H. Nakayama¹, K. Ohno², H. Iwamoto², S. Kadomura¹, and T. Hirayama², ¹Sony Semiconductor Manufacturing, ²Sony Semiconductor Solutions65

5B-2 8:55-9:20

Interfacial Failure Characterization of Electronic Packaging Component Using a Multiscale Modelling Approach, Zhen Cui^{1,2}, Yingying Zhang¹, Qun Yang¹, Guoqi Zhang², and Xianping Chen^{1,2},

¹Chongqing University, ²Delft University of Technology68

5B-3 9:20-9:45

Heterogeneous Integration of GaN LED on CMOS Driver Circuit for Mobile Phone Applications, S.

Lawrence Selvaraj¹, Lulu Peng¹, Zou Qiong², Yeo Kiat Seng², and Don Disney¹, ¹GLOBALFOUNDRIES

Inc., ²Singapore University of Technology and Design (SUTD) 71

5B-4 9:45-10:10 (Invited)

Silicon Photonic Multiport Optical Switch and Its Control Electronics, Hitoshi Kawashima, Ken Tanizawa, Keijiro Suzuki, Hiroyuki Matsuura, Satoshi Suda, Guangwei Cong, Ryotaro Konoike, Shu

Namiki, and Kazuhiro Ikeda, National Institute of Advanced Industrial Science and Technology (AIST) 74

10:10-10:40 Authors Interview

Thursday, March 15

Room C (Conference Room 3)

8:30-10:10 Session 5C - Modeling & Reliability: Device Modeling

Chair: Dondee Navarro, Hiroshima Univ.

5C-1 8:30-8:55

Ballistic Mobility Model for QDD Simulation of Ultra-Short Transistors, P. Aguirre and A. Schenk,

Integrated Systems Laboratory 77

5C-2 8:55-9:20

Study on the Direct Relationship between Macroscopic Electrical Parameters and Microscopic Channel Percolative Properties in Nanoscale MOSFETs, Zhe Zhang, Runsheng Wang, Shaofeng

Guo, Yangyuan Wang, and Ru Huang, Peking University80

5C-3 9:20-9:45 (Invited)

Thin-Film Transistor Compact Model and AMOLED Applications, Di Geng, Jin Chen Cao, Yue Su,

Ling Li, and Ming Liu, Chinese Academy of SciencesN/A

5C-4 9:45-10:10

A Smooth and Continuous Phase Change Memory SPICE Model for Improved Convergence,

Dayong Liu¹, Lining Zhang², Xinnan Lin¹, and Mansun Chan², ¹Peking University, ²Hong Kong University

of Science and Technology86

10:10-10:40 Authors Interview

Thursday, March 15
Room D (Barcelona)

8:30-10:10 Session 5D - Yield & Manufacturing: DFM and Product Yield

Chairs: Angelo Pinto, Qualcomm
Bill Nehrer, Consultant

5D-1 8:30-8:55 (Invited)

Design and Technology Co-Optimization for exploring Power, Performance, Area and Manufacturability Trade-offs in Advanced FDSOI and FinFET Technologies, Mahbub Rashed, Shibly Ahmed, Navneet Jain, Juhan Kim, Sushama Davar, Pala Balasubramaniam, James Blatchford, and Ravi Todi, GLOBALFOUNDRIES Inc.89

5D-2 8:55-9:20

Low Cost and Highly Manufacturable MOL/BEOL Constructs in 22FDSOI Technology for High Performance and Low Power Applications, Navneet Jain¹, Juhan Kim¹, Sushama Davar¹, Shibly Ahmed¹, Jeff Kim¹, Arif Siddiqi¹, Thomas Herrmann¹, Joerg winkler¹, Frank Barth¹, Jens Pika¹, Michael Zier¹, Jamie Schaeffer¹, Mahbub Rashed¹, Anurag Mittal¹, James Blatchford¹, Sunil Machha², Siva Krishna Potta², Atul Kumar Kashyap², Sravan Kumar Tekuru², Bipin Malahan², and Ram Prasad Gopannagari², ¹GLOBALFOUNDRIES Inc., ²Invecas Inc.91

5D-3 9:20-9:45 (Invited)

Pre-Tapeout Design for Yield Application: Design Based Diffing, Pattern Analytics and Risk Scoring, Rami Salem¹, Vic Vadi¹, Angelo Pinto¹, Piyush Pathak², Ya-Chieh Lai², Frank Gennari², and Philippe Hurat², ¹Qualcomm Technologies, Inc., ²Cadence Design Systems, Inc.94

5D-4 9:45-10:10

Process Cost and Time in Minimal Fab to Fabricate Custom-Made Microneedle Array with Extraction Tool, Somawan Khumpuang^{1,2}, Hiroyuki Tanaka^{1,2}, Norio Umeyama^{1,2}, and Shiro Hara^{1,2}, ¹National Institute of Advanced Industrial Science and Technology (AIST), ²Minimal Fab General Incorporated Association.....97

10:10-10:40 Authors Interview

Thursday, March 15
Room A (Shinsho-Hall A)

10:40-12:20 Session 6A - Process: Advanced Thin Film Technology

Chairs: Yasutoshi Okuno, TSMC
Makoto Miura, Hitachi High-Technologies Corp.

6A-1 10:40-11:05 (Invited)

Thin Film Process Technologies for Continued Scaling, Robert Clark, Tapily Kanda, Kai-Hung Yu, Takahiro Hakamata, Steve Consiglio, David O'Meara, Cory Wajda, Jeffrey Smith, and Gert Leusink, TEL Technology Center, America, LLC 100

6A-2 11:05-11:30 (Invited)

Technology Innovations in Selective ALD for Next-Generation Contacts and Vias, Suman Datta¹ and Andrew Kummel², ¹University of Notre Dame, ²University of California, San Diego 102

6A-3 11:30-11:55

Chip-Level-Integrated nMISFETs with Sputter-Deposited-MoS₂ Thin Channel Passivated by Al₂O₃ Film and TiN Top Gate, Kentaro Matsuura¹, Jun'ichi Shimizu¹, Mayato Toyama¹, Takumi Ohashi¹, Iriya Muneta¹, Seiya Ishihara², Kuniyuki Kakushima¹, Kazuo Tsutsui¹, Atsushi Ogura², and Hitoshi Wakabayashi¹, ¹Tokyo Institute of Technology, ²Meiji University 104

6A-4 11:55-12:20

Strategies for Growing Perovskite Films on Nanostructured TiO₂ for High Performance Solar Cell, Changwen Liu¹, Annie Ng¹, Zhiwei Ren¹, Patrick W. K. Fong¹, Gang Li¹, and Charles Surya^{1,2}, ¹The Hong Kong Polytechnic University, ²Nazarbayev University 107

12:20-13:50 Authors Interview

Thursday, March 15
Room B (Shinsho-Hall B)

10:40-12:20 Session 6B - Material: Oxide Materials

Chairs: Hiroyasu Yamahara, The Univ. of Tokyo
Pei-Wen Li, National Chiao Tung Univ.

6B-1 10:40-11:05 (Invited)

Functional Oxide Engineering for Solar Energy Harvesting and Neuromorphic Devices Based on Spintronics & Magnonics, Hitoshi Tabata, Hiroyasu Yamahara, Munetoshi Seki, Akihiro Katogi, Ryota Kikuchi, and Hideto Sato, The University of Tokyo 110

6B-2 11:05-11:30

Superparamagnetic, Nanocrystalline Cobalt Nickel Zinc Ferrite Thin Films, Deposited at Sub-200°C for RF CMOS Applications, Neelima Sangeneni, Navakanta Bhat, and S. A. Shivashankar, IISc 113

6B-3 11:30-11:55

Nucleation-Driven Ferroelectric Phase Formation in ZrO₂ Thin Films — What Is Different in ZrO₂ from HfO₂ ? —, Shigehisa Shibayama¹, Tomonori Nishimura¹, Shinji Migita², and Akira Toriumi¹, ¹The University of Tokyo, ²National Institute of Advanced Industrial Science and Technology (AIST) 116

6B-4 11:55-12:20

Direct Observation of Chemical States in ReRAM by Laser-Based Photoemission Electron Microscopy, Toshiyuki Taniuchi^{1,2}, Junpei Kawakita^{1,2}, Hisashi Shima², Yasuhisa Naito², Hiro Akinaga², and Shik Shin^{1,2}, ¹The University of Tokyo, ²National Institute of Advanced Industrial Science and Technology (AIST) 119

12:20-13:50 Authors Interview

Thursday, March 15
Room C (Conference Room 3)

10:40-12:20 Session 6C - Device: 3D and MEMS

Chairs: Osbert Cheng, UMC
Ken Uchida, Keio Univ.

6C-1 10:40-11:05

Impact of 1 μ m TSV Via-Last Integration on Electrical Performance of Advanced FinFET Devices,

Gaspard Hiblot, Stefaan Van Huylbroeck, Geert Van der Plas, Bart De Wachter, Adrian Vaisman Chasin, Ben Kaczer, Thomas Chiarella, Jerome Mitard, Steven De Muynck, Gerald Beyer, and Eric Beyne, IMEC

122

6C-2 11:05-11:30 (Invited)

Monolithic 3D (M3D) Complementary Metal-Oxide-Semiconductor (CMOS)-Nanoelectromechanical (NEM) Hybrid Circuits, Woo Young Choi, Sogang University.....

125

6C-3 11:30-11:55

Design Optimization Study of Reconfigurable Interconnects, Urmita Sikder¹, Giulia Usai², Louis

Hutin², and Tsu-Jae King Liu¹, ¹University of California, Berkeley, ²CEA Leti Minatec Campus

128

6C-4 11:55-12:20

Fabrication and Characterization of Fully Depleted SOI MOSFETs on Ultrathin Circular Diaphragms Using Cost-Effective Minimal-Fab Process, Y. X. Liu¹, H. Tanaka¹, N. Umeyama^{1,2},

K. Koga¹, S. Khumpuang^{1,2}, M. Nagao¹, T. Matsukawa¹, and S. Hara^{1,2}, ¹National Institute of Advanced Industrial Science and Technology (AIST), ²Minimal Fab General Incorporated Association

131

12:20-13:50 Authors Interview

Thursday, March 15
Room D (Barcelona)

10:40-11:55 Session 6D - Featuring: Heterogeneous Integration

Chairs: Mukuta Farooq, GLOBALFOUNDRIES
Kamal Shikka, IBM

6D-1 10:40-11:05

Fan-out Wafer-Level Technology – A New Trajectory for Moore's Law Scaling, Rajendra D.

Pendse, Qualcomm

134

6D-2 11:05-11:30

Heterogeneous Integration Using the Silicon Interconnect Fabric, Subramanian S. Iyer, University

of California, Los Angeles

135

6D-3 11:30-11:55 (Invited)

High-Density Fan-Out Technology for Advanced SiP and Heterogeneous Integration, WonChul

Do, Amkor Technology Korea

138

11:55-13:50 Authors Interview

13:30-14:30 Poster Viewing / Exhibition in Event Hall

*For Poster Session, please see the detailed information from page (21).

Thursday, March 15
Room A (Shinsho-Hall A)

14:30-16:10 Session 7A - Modeling & Reliability: Reliability

Chair: Mahadeva Iyer Natarajan, Univ. of California, Los Angeles

7A-1 14:30-14:55 (Invited)

Soft Error Rate from Planar to FinFETs On Bulk Vs SOI Processes, Krishna Mohan Chavali and Mahadeva Iyer Natarajan, GLOBALFOUNDRIES Inc. 142

7A-2 14:55-15:20

Defect Spectroscopy from Electrical Measurements: A Simulation Based Technique, Luca Larcher¹, Andrea Padovani², Dipankar Pramanik², Ben Kaczer³, and Felix Palumbo⁴, ¹University of Modena and Reggio Emilia, ²MDLSoft Inc., ³IMEC, ⁴National Technological University 145

7A-3 15:20-15:45

A Novel Approach to Localize the Channel Temperature Induced by the Self-Heating Effect in 14nm High-K Metal-Gate FinFET, E. R. Hsieh¹, M. J. Jiang¹, H. W. Chen¹, J. L. Lin¹, Steve S. Chung¹, T. P. Chen², Y. H. Yeah², T. J. Chen², and Osbert Cheng², ¹National Chiao Tung University, ²United Microelectronics Corporation (UMC)..... 148

7A-4 15:45-16:10

Understanding the Impact of High-K Post Deposition Anneal Temperature on FinFET Reliability – Trade-Offs, Optimization and Mitigation, P. Srinivasan, R. Ranjan, S. Cimino, B. Kannan, and M. Zhu, GLOBALFOUNDRIES Inc. 151

16:10-16:30 Authors Interview

Thursday, March 15
Room B (Shinsho-Hall B)

14:30-15:45 Session 7B - Featuring: Artificial Intelligence and Enabling Devices 2

Chairs: Kazunari Ishimaru, Toshiba Memory Corp.

. Naoto Horiguchi, IMEC

7B-1 14:30-14:55

Deep Neural Network for Device Modeling, Yuan Lei, Xiao Huo, and Beiping Yan, Hong Kong Applied Science and Technology Research Institute Company Limited 154

7B-2 14:55-15:20

A Two-Terminal Electric-Double-Layer Synaptic Device with Short-Term Plasticity, Jiabin Wang, Yuxing Li, Ying Zhang, He Tian, Renrong Liang, Yi Yang, and Tian-Ling Ren, Tsinghua University 157

7B-3 15:20-15:45

Emulating the Short-Term Plasticity and Filtering of Biological Synapses with IZO-Based Electric-Double-Layer Transistors, Xiang Wan^{1,2}, Fei Gao¹, Xiaojuan Lian¹, Zheng Shi¹, Xiao Gong³, Yufeng Guo¹, and Yi Tong^{1,4}, ¹Nanjing University of Posts and Telecommunications, ²Nanjing University, ³National University of Singapore, ⁴University of California, Santa Barbara 160

15:45-16:30 Authors Interview

Thursday, March 15
Room C (Conference Room 3)

14:30-15:45 Session 7C - Material: Advanced Material Processes

Chairs: Gil Nonato Santos, De La Salle Univ.
 Ng Geok Ing, Nanyang Technological Univ.

7C-1 14:30-14:55

Suppressing Oxidation-Enhanced Diffusion of Boron via Buried Epitaxial Oxygen-Inserted Layers in Silicon, Daniel Connelly¹, Richard Burton¹, Nyles W. Cody¹, Pavel Fastenko², Marek Hytha¹, Robert Stephenson¹, Hideki Takeuchi¹, and Robert Mears¹, ¹Atomera, Inc., ²Synopsys, Inc. 163

7C-2 14:55-15:20

Gettering Mechanism in Carbon-Cluster-Ion-Implanted Epitaxial Silicon Wafers Using Atom Probe Tomography, Ayumi Onaka-Masada^{1,2}, Ryosuke Okuyama², Satoshi Shigematsu², Hidehiko Okuda², Takeshi Kadono², Ryo Hirose², Yoshihiro Koga², Koji Sueoka¹, and Kazunari Kurita², ¹Okayama Prefectural University, Okayama, Japan, ²SUMCO Corporation 166

7C-3 15:20-15:45 (Invited)

New Contact Metallization Scheme for FinFET and Beyond, Junichi Koike, Maryamsadat Hosseini, Daisuke Ando, and Yuji Sutou, Tohoku University 169

15:45-16:30 Authors Interview

Thursday, March 15
Room D (Barcelona)

14:30-16:10 Session 7D - Device: Thin Film Devices

Chairs: Yukinori Morita, AIST
 Yi Yang, Tsinghua Univ.

7D-1 14:30-14:55

Origin of High Mobility in InSnZnO MOSFETs, Nobuyoshi Saito, Tomomasa Ueda, Tsutomu Tezuka, and Keiji Ikeda, Toshiba Memory Corporation 172

7D-2 14:55-15:20

Suppression of Channel Shortening Effect for InGaZnO Thin-Film-Transistor by In-Sn-O Source/Drain Electrodes, Junji Kataoka, Nobuyoshi Saito, Tomomasa Ueda, Tsutomu Tezuka, Tomoaki Sawabe, and Keiji Ikeda, Toshiba Memory Corporation 175

7D-3 15:20-15:45

Radio-Frequency Superiority of Poly-Si TFTs with T-Shaped Gate and Air Spacers for IoT Applications, Z. Y. Yang^{1*}, Y. A. Huang^{1**}, H. C. Lin^{1*}, P. W. Li¹, K. M. Chen², and G. W. Huang², ¹Institute of Electronics, National Chiao Tung University, ²National Nano Device Labs. 178

7D-4 15:45-16:10

The Analysis for OLED Property of the Devices with Various Aperture Ratio by Impedance Spectroscopy, Tomohiko Naganuma, Chun-Che Ma, Tohru Sasaki, Tsuyoshi Uemura, and Masaya Adachi, Japan Display Inc. 181

16:10-16:30 Authors Interview

16:30-17:30 Poster Viewing in Event Hall

*For Poster Session, please see the detailed information from page (21).

17:30-19:00 Women in Engineering / Young Professional Event in Room Valencia

**Friday, March 16
Room A (Shinsho-Hall A)**

8:30-10:10 Session 8A - Device: Super Steep Slope Devices 2

Chairs: Yukinori Morita, AIST
Ken Uchida, Keio Univ.

8A-1 8:30-8:55

On the Dynamic Characteristics of Ferroelectric and Paraelectric FETs, Ashwani Kumar and M. M. De Souza, University of Sheffield..... 184

8A-2 8:55-9:20

Impact of Contact Resistance on 2D Negative-Capacitance FETs, Po-Sheng Lu, Wei-Xiang You, and Pin Su, National Chiao Tung University 187

8A-3 9:20-9:45

P-channel Super Steep Subthreshold Slope PN-Body Tied SOI FET: Possibility of CMOS, Takayuki Mori¹, Jiro Ida¹, Takahiro Yoshida¹, and Yasuo Arai², ¹Kanazawa Institute of Technology, ²High Energy Accelerator Research Org. 190

8A-4 9:45-10:10

Device Designs of III-V Tunnel FETs for Performance Enhancements through Line Tunneling, Chiu-Ting Wang and Vita Pi-Ho Hu, National Central University..... 193

10:10-10:40 Authors Interview

**Friday, March 16
Room B (Shinsho-Hall B)**

8:30-10:10 Session 8B - Process: Ge Surface Process Control

Chairs: Osamu Nakatsuka, Nagoya Univ.
Jiro Yugami, Hitachi Kokusai Electric Inc.

8B-1 8:30-8:55

Rigidity Enhancement of GeO₂ by Y Doping for Reliable Ge Gate Stacks, Tomonori Nishimura¹, Xiaoyu Tang^{1,2}, Takeaki Yajima¹, and Akira Toriumi¹, ¹The University of Tokyo, ²Nanjing University 196

8B-2 8:55-9:20

Anomalous Spectral Shape Evolution of Ge Raman Shift in Oxidation of SiGe, Y. Noma, W. Song, T. Nishimura, T. Yajima, and A. Toriumi, The University of Tokyo 199

8B-3 9:20-9:45 (Invited)

Interface Engineering of Ge-Based Nanoelectronics Using Fluorinated Graphene, Xiaohu Zheng¹, Miao Zhang¹, Xiaohua Shi¹, Gang Wang¹, Li Zheng¹, Yuehui Yu¹, Anping Huang², Huang, Paul K. Chu³, Heng Gao⁴, Wei Ren⁴, Zengfeng Di¹, and Xi Wang¹, ¹Chinese Academy of Sciences, ²Beihang University, ³City University of Hong Kong, ⁴Shanghai University 202

8B-4 9:45-10:10**Ge FinFET CMOS Inverters with Improved Channel Surface Roughness by Using In-Situ ALD Digital O₃ Treatment**, M.-S. Yeh¹, G.-L. Luo¹, F.-J. Hou¹, P.-J. Sung^{1,2}, C.-J. Wang¹, C.-J. Su¹, C.-T. Wu¹, Y.-C. Huang¹, T.-C. Hong^{1,2}, T.-S. Chao², B.-Y. Chen¹, K.-M. Chen¹, M. Izawa³, M. Miura³, M. Morimoto³, H. Ishimura⁴, Y.-J. Lee¹, W.-F. Wu¹, and W.-K. Yeh¹, ¹National Nano Device Laboratories, ²National Chiao Tung University, ³Hitachi High-Technologies Corporation, ⁴Hitachi High-Technologies Taiwan Corporation

205

10:10-10:40 Authors Interview**Friday, March 16****Room C (Conference Room 3)****8:30-9:20 Session 8C - Featuring: Nanotechnology Featuring the 2D Materials 1**

Chairs: Iriya Muneta, Tokyo Tech.

Navakanta Bhatt, Indian Institute of Science

8C-1 8:30-8:55 (Invited)**The Auger FET: A Novel Device Concept for Subthermal Switching**, James T. Teherani, Columbia University.....

208

8C-2 8:55-9:20**A Graphene Platform on Silicon for the Internet of Everything**, Neeraj Mishra¹, Sai Jiao¹, Anjon Mondal¹, Zulfiqar Khan¹, John J. Boeckl², Kurt D. Gaskill³, Ryan E. Brock⁴, Reinhold H. Dauskardt⁴, and Francesca Iacopi¹, ¹University of Technology Sydney, ²Air Force Research Laboratories, ³Naval Research Laboratory, ⁴Stanford University

211

9:20-10:40 Authors Interview**Friday, March 16****Room A (Shinsho-Hall A)****10:40-11:55 Session 9A - Device: Advanced Memory**

Chairs: Jae-Kyu Lee, Samsung

Jong-Ho Lee, Seoul National Univ.

9A-1 10:40-11:05**Ultra-High-Efficient Writing in Voltage-Control Spintronics Memory(VoCSM); the Most Promising Embedded Memory for Deep Learning**, Y. Ohsawa, H. Yoda, N. Shimomura, S. Shirotori, S. Fujita, K. Koi, B. Altansargai, S. Oikawa, M. Shimizu, Y. Kato, T. Inokuchi, H. Sugiyama, M. Ishikawa, T. Ajay, K. Ikegami, S. Takaya, and A. Kurobe, Toshiba Corporation

214

9A-2 11:05-11:30**Experimental and Simulation Study of Resistive Switching Properties in Novel Cu/Poly-Si/TiN CBRAM Crossbar Device**, Umesh Chand¹, Den Berco², Ren Li¹, Meshal Alaweini¹, and Hossein Fariborzi¹, ¹King Abdullah University of Science and Technology, ²Nanyang Technological University

217

9A-3 11:30-11:55**Reconfigurable Cell String Having FET and Super-Steep Switching Diode Operation in 3D NAND Flash Memory**, Nagyong Choi¹, Ho-Jung Kang¹, Sung-Min Joe², Byung-Gook Park¹, and Jong-Ho Lee¹, ¹Seoul National University, ²Samsung Electronics Co., Ltd.

220

11:55-12:10 Authors Interview

Friday, March 16
Room B (Shinsho-Hall B)

10:40-11:55 Session 9B - Package: Fan-Out Technology

Chairs: Yoichiro Kurita, Toshiba Corp.
Piyush Gupta, Qualcomm

9B-1 10:40-11:05 (Invited)

The Evolution of Panel Level Packaging, R. Aschenbrenner, M. Töpper, T. Braun, and A. Ostmann, Fraunhofer Institute for Reliability and Microintegration223

9B-2 11:05-11:30

Development of Semiconductor Manufacturing System Integrating Wafer Process and Packaging Process Using a Half-Inch Sized Package, Fumito Imura^{1,2}, Michihiro Inoue¹, Arami Saruwatari¹, Sommawan Khumpuang^{1,2}, and Shiro Hara^{1,2}, ¹National Institute of Advanced Industrial Science and Technology (AIST), ²Minimal Fab General Incorporated Association227

9B-3 11:30-11:55

A Novel System-in-Package Using High-Density Fan-out Technology for Heterogeneous Integration, SeungNam Son¹, HoDol Yoo¹, Ji Hyun Kim¹, JooHyun Kim¹, DooWon Lee¹, WonChul Do¹, Yun Ra², KwangSup So², WooHyun Paik², and KangWook Lee¹, ¹Amkor Technology Korea, ²LG Electronics, Inc.230

11:55-12:10 Authors Interview

Friday, March 16
Room C (Conference Room 3)

10:40-11:55 Session 9C - Featuring: Nanotechnology Featuring the 2D Materials 2

Chairs: Iriya Muneta, Tokyo Tech.
Navakanta Bhatt, Indian Institute of Science

9C-1 10:40-11:05 (Invited)

2D Electronics – A Promising Option or a Type C Hype Cycle?, Frank Schwier, Technische Universität233

9C-2 11:05-11:30 (Invited)

New Device Concepts, Transistor Architectures and Materials for High Performance and Energy Efficient CMOS Circuits in the Forthcoming Era of 3D Integrated Circuits, D. Esseni¹, O. Badami¹, F. Driussi¹, D. Lizzit¹, M. Pala², P. Palestri¹, T. Rollo¹, L. Selmi¹, and S. Venica¹, ¹University of Udine, ²Université Paris-Sud236

9C-3 11:30-11:55 (Invited)

Device Performance of 2D Layered Material Transistors and Their Challenges: A Theoretical Study, Gengchiao Liang, National University of Singapore.....239

11:55-12:10 Authors Interview

Friday, March 16
Room D (Barcelona)

10:00-12:20 Symposium on Frontier Researches of Functional Oxide Devices and Materials

Friday, March 16
Room A (Shinsho-Hall A)

13:30-13:40 Poster Award Ceremony

13:40-15:20 Session 10A - Yield & Manufacturing: Yield Analysis and Improvement

Chairs: Bill Nehrer, Consultant
Angelo Pinto, Qualcomm

10A-1 13:40-14:05 (Invited)

Short Flow Characterization Vehicle (Test Chip) Usage in Advanced Technology Development and Yield Improvement, Tomasz Brozek, PDF Solutions..... 242

10A-2 14:05-14:30 (Invited)

Fast Defect Reduction to Enable Customer Yield Ramp, Roman Mostovoy and Suketu Parikh, Applied Materials..... 245

10A-3 14:30-14:55

Particle Removal Characteristics in Liquid Flow during Wafer Rotation, Naoyuki Handa¹, Satomi Hamada¹, Masayoshi Imai¹, Yutaka Wada¹, Hiroshi Sobukawa¹, Hirokuni Hiyama¹, and Kenji Amagai², ¹Ebara Corporation, ²Gunma University..... 248

10A-4 14:55-15:20 (Invited)

Trends in Manufacturing Productivity and Yield Enhancement for Interconnected Devices and Industries, Rebecca Mih, Lam Research 251

15:20-15:40 Authors Interview

Friday, March 16
Room B (Shinsho-Hall B)

13:40-15:20 Session 10B - Material: Materials Transistors

Chairs: Paul Berger, Ohio State Univ.
Yang Xu, Zhejiang Univ.

10B-1 13:40-14:05

Single-Fabrication-Step Ge Nanosphere/SiO₂/SiGe Heterostructures: A Key Enabler for Realizing Ge MOS Devices, Po-Hsiang Liao¹, Kang-Ping Peng², Chia-Tsong Chen², Horng-Chih Lin², Tom George¹, and Pei-Wen Li^{1,2}, ¹National Central University, ²National Chiao Tung University 254

10B-2 14:05-14:30

Withdrawn

10B-3 14:30-14:55

The Sub-Micron GaN HEMT Device on 200mm Si(111) Wafer with Low Wafer Bow, Chieh-Chih Huang¹, Zhihong Liu¹, Weichuan Xing¹, Geok Ing Ng², Eugene A Fitzgerald³, Soo Jin Chua⁴, ¹LEES, Singapore-MIT Alliance for Research and Technology, ²Nanyang Technological University, ³Massachusetts Institute of Technology, ⁴National University of Singapore 257

10B-4 14:55-15:20 (Invited)

Flexible Printed Organic Thin-Film Transistor Devices and IoT Sensor Applications, Shizuo Tokito, Yamagata University260

15:20-15:40 Authors Interview

Wednesday, March 14 14:55-15:30, 16:45-18:00

Thursday, March 15 13:30-14:30, 16:30-17:30

Event Hall

Poster Session

P-1

Thermal-Performance Improvement of Collector-Up Heterojunction Bipolar Transistors by Graphene Packaging, W. L. Su and H. C. Tseng, Kun Shan University N/A

P-2

Analysis of Temperature Distribution in Stacked IC with Three Tier Structure, Satoshi Ushida¹, Yuri Mukai¹, Toshihiro Matsuda¹, Hideyuki Iwata¹, Tomoyuki Hatakeyama¹, and Takashi Ohzone², ¹Toiyama Prefectural University, ²Dawn Enterprise Co., Ltd.265

P-3

Device Design Parameter for Desired DC Gain and Hysteresis-Free FDSOI NCFETs, Shruti Mehrotra and S. Qureshi, Indian Institute of Technology, Kanpur268

P-4

Ferroelectric Characteristics of Ultra-Thin Hf_{1-x}Zr_xO₂ Gate Stack and 1T Memory Operation Applications, M. H. Lee¹, C.-Y. Kuo¹, C.-H. Tang¹, H.-H. Chen¹, C.-Y. Liao¹, R.-C. Hong¹, S.-S. Gu¹, Y.-C. Chou¹, Z.-Y. Wang¹, S.-Y. Chen¹, P.-G. Chen^{1,2}, M.-H. Liao², and K.-S. Li³, ¹National Taiwan Normal University, ²National Taiwan University, ³National Nano Device Laboratories 271

P-5

Embedded Tunable Near Infrared Sensor with Programmable Potential Barrier on Nano-Meter CMOS Platforms, Zih-Hong Chen¹, Chien-Ping Wang¹, Po-Hsiang Huang¹, Yue-Der Chih², Jonathan Chang², Chrong Jung Lin¹, and Ya-Chin King¹, ¹National Tsing Hua University, ²Taiwan Semiconductor Manufacturing Company 274

P-6

Potential and Limitations of HfZrO₂-Based Ferroelectric MOSFET for Low Power Applications, Yang Li¹, Yuye Kang¹, Yi Tong², and Xiao Gong¹, ¹National University of Singapore, ²Nanjing University of Posts and Telecommunications277

P-7

Paraelectric-Ferroelectric Transition in Hafnium-Oxide-Based Ferroelectric Memory, Chia-Chi Fan¹, Yu-Chien Chiu¹, Chien Liu¹, Wen-Wei Lai¹, Chun-Yuan Tu¹, Ming-Huei Lin¹, Tun-Jen Chang¹, Chun-Yen Chang¹, Guan-Lin Liou², Hsiao-Hsuan Hsu³, Cheng-Yu Tang³, and Chun-Hu Cheng⁴, ¹National Chiao Tung University, ²National Tsing Hua University, ³National Taipei University of Technology, ⁴National Taiwan Normal University280

P-8

Thermoelectric Characteristics of Rapid-Melting-Grown SiGe Wires Measured by Peltier Cooling Experiment, Shuichiro Hashimoto¹, Kouta Takahashi^{2,3}, Shunsuke Oba¹, Takuya Terada¹, Masataka Ogasawara¹, Motohiro Tomita^{1,3}, Masashi Kurosawa^{2,4}, and Takanobu Watanabe¹, ¹Waseda University, ²Nagoya University, ³JSPS Research Fellow, ⁴JST-PRESTO283

P-9

Cryogenic Characteristics of Ge Channel Junctionless Nanowire Transistors, Chuanchuan Sun, Renrong Liang, Lei Xiao, Libin Liu, Jun Xu, and Jing Wang, Tsinghua University 286

P-10

1.0 THz Detection by InAs Quantum-Well MOSHEMT Using GSG THz Probe, Eiji Kume¹, Hiroyuki Ishii², Hiroyuki Hattori², Wen-Hsin Chang², Yuichi Mukai³, Mutsuo Ogura¹, Haruichi Kanaya³, Tanemasa Asano³, and Tatsuro Maeda², ¹IRspec Corporation, ²AIST, ³Kyushu University 289

P-11

Design and Performance of π -Type Thin-Film Nano/ Micro-TEG Using Vacuum/SiO₂-Hybrid Insulation Module Structure, Toshimasa Seino, Nana Chiwaki, Suzune Yamashita, and Satoshi Sugahara, Tokyo Institute of Technology 292

P-12

Dynamic Thermal Characterization of Microheater in Semiconductor Metal Oxide Based Gas Sensor, Ravi Shankar¹, Olivier Le Neel¹, Fang Xing Yuan², Shian Yeu Kam¹, and Tien Choy Loh¹, ¹STMicroelectronics Pte Ltd., ²National University of Singapore N/A

P-13

Multibit Memory Cells Based on Spin-Orbit Torque Driven Magnetization Switching of Nanomagnets with Configurational Anisotropy, Shaik Wasef, Selma Amara, Meshal Alawein, and Hossein Fariborzi, King Abdullah University of Science and Technology (KAUST) 298

P-14

Implications of 3-Dimensional Scaling Rules on a 1.2 kV Trench Clustered IGBT, Peng Luo, Hong Yao Long, Mark R. Sweet, M. De Souza, and E. M. S. Narayanan, The University of Sheffield N/A

P-15

Mems Fluxgate Magnetometer Whose Solenoid Coil Are Winded by a Novel Wafer-Level Liquid Alloy Filling Method, Jiebin Gu¹, Xiaowei Hou², Xiaoyuan Xia¹, Weibo Zhang¹, and Xinxin Li¹, ¹Shanghai Institute of Microsystem and Information Technology, ²Ningbo CRRC Times Transducer Technology Co., Ltd. 304

P-16

Quadrupole-Electrode-Integrated Micropores for Selective Single-Particle Detections, Tomoki Hayashida, Takahito Ohshiro, Makusu Tsutsui, and Masateru Taniguchi, Osaka University 307

P-17

Domain Size Effects on Thermoelectric Properties of P-Type Ge_{0.95}Sn_{0.05} Layers Grown on GaAs and Si Substrates, Yukihiro Imai¹, Kouta Takahashi^{1,2}, Noriyuki Uchida³, Tatsuro Maeda³, Osamu Nakatsuka¹, Shigeaki Zaima¹, and Masashi Kurosawa^{1,4}, ¹Nagoya University, ²JSPS Research Fellow, ³National Institute of Advanced Industrial Science and Technology (AIST), ⁴JST-PRESTO 310

P-18

Low Thermal Budget Fabrication of Poly-Ge_{1-x}Sn_x Thin Film Thermoelectric Generator, Kouta Takahashi^{1,2}, Hiroshi Ikenoue³, Mitsuo Sakashita¹, Osamu Nakatsuka^{1,4}, Shigeaki Zaima¹, and Masashi Kurosawa^{1,4}, ¹Nagoya University, ²JSAP Research Fellow, ³Kyushu University, ⁴JST-PRESTO 313

P-19

HAXPES Evaluation of Ferroelectric HfSiO MIM Capacitor, Koji Usuda, Yuuichi Kamimuta, Shoichi Kabuyanagi, Masahiko Yoshiki, Mitsuhiro Tomita, and Masumi Saitoh, Toshiba Corporation 316

P-20**Cu Cone Inserted CBRAM Device Fabrication and Its Improved Switching Reliability Induced by Field Concentration Effect**, Hae Jin Kim¹, Tae Hyung Park¹, Kyung Jean Yoon¹, Gil Seop Kim¹, Tae Jung Ha², Soo Gil Kim², and Cheol Seong Hwang¹, ¹Seoul National University, ²SK Hynix Inc.

319

P-21**Study on the Effect of Hf Oxide Film Sputtering Condition on Resistive Random Access Memory Properties**, A. Azuma, R. Nakajima, H. Yoshida, T. Shimizu, T. Ito, and S. Shingubara, Kansai University.....

322

P-22**Novel Technique for Production-Yield Enhancement of Semiconductor Devices**, Shiro Ninomiya, Yoji Kawasaki, Yasuharu Okamoto, Kazuhisa Ishibashi, Toshio Yumiyama, Akihiro Ochi, Yusuke Ueno, Hiroyuki Kariya, Mitsuki Kabasawa, and Mitsukuni Tsukihara, Sumitomo Heavy Industries Ion Technology Co., Ltd. (SMIT).....

325

P-23**High Aspect Ratio InAs Fins Fabrication with Sub-30nm Fin Width for FinFETs**, Maneesha Rupakula¹, Clarissa Convertino², Heinz Schmid², Kirsten Moselund², and Adrian Mihai Ionescu¹, ¹Ecole Polytechnique Fédérale de Lausanne, ²IBM Research - Zurich

N/A

P-24**Position Control and Gas Source CVD Growth Technologies of 2D MX₂ Materials for Real LSI Applications**, T. Irisawa¹, N. Okada¹, W. Mizubayashi¹, T. Mori¹, W. H. Chang¹, K. Koga¹, A. Ando¹, K. Endo¹, S. Sasaki², T. Endo², and Y. Miyata², ¹National Institute of Advanced Industrial Science and Technology (AIST), ²Tokyo Metropolitan University.....

331

P-25**Annealing Effect on Amorphous Indium-Zinc-Tungsten-Oxide Thin-Film Transistors**, Ruofan Fu¹, Jianwen Yang¹, Qun Zhang¹, Wei-Chiao Chang², Chien-Min Chang², Po-Tsun Liu², and Han-Ping D. Shieh², ¹Fudan University, ²National Chiao Tung University.....

334

P-26**Atomic Layer Deposition(ALD) of Ru Thin Film on Ta₂O₅/Si Substrate Using RuO₄ Precursor and H₂ Gas**, Cheol Hyun An, Sang Hyeon Kim, Dae Seon Kwon, Soon Hyung Cha, Sung Tak Cho, and Cheol Seong Hwang, Seoul National University.....

337

P-27**Effect of Activation and Stress Conservation in Si_{0.7}Ge_{0.3}:B after Two-Step Microwave Annealing**, Tai-Chen Kuo and Wen-His Lee, National Cheng Kung University

N/A

P-28**Analysis of DC Self Heating Effect in Stacked Nanosheet Gate-All-Around Transistor**, Min Jae Kang¹, Ilho Myeong², Myounggon Kang³, and Hyungcheol Shin², ¹Imperial College London, ²Seoul National University, ³Korea National University of Transportation

343

P-29**Self-Heating-Effect-Free p/n-Stacked-NW on Bulk-FinFETs and 6T-SRAM Layout**, Eisuke Anju, Iriya Muneta, Kuniyuki Kakushima, Kazuo Tsutsui, and Hitoshi Wakabayashi, Tokyo Institute of Technology.....

346

P-30**Physics-Based Compact Modeling of MSM-2DEG GaN-Based Varactors for THz Applications**, Ahtisham Ul Haq Pampori¹, Sheikh Aamir Ahsan¹, Sudip Ghosh¹, Sourabh Khandelwal², and Yogesh Singh Chauhan¹, ¹Indian Institute of Technology, Kanpur, ²Macquarie University

349

P-31	
Body Bias Dependence of Hot Carrier Degradation (HCD) in Advanced FinFET Technology,	
Jiayang Zhang ¹ , Zixuan Sun ² , Runsheng Wang ¹ , ZhuoqingYu ¹ , Pengpeng Ren ¹ , and Ru Huang ¹ , ¹ Peking University, ² Fuzhou University.....	352

Posters from Seifu Nankai High School

Students from Seifu Nankai High School will deliver poster presentations on research themes, including such topics as “Scenario Planning”.	
● Introduction of Seifu Nankai Jr. & Sr. High School	355
● Scenario Planning “Smart House in 2030”	356
● Perovskite Solar Cells -The New Star of Our Future-	358