

2018 15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD 2018)

**Prague, Czech Republic
2 – 5 July 2018**



**IEEE Catalog Number: CFP1810S-POD
ISBN: 978-1-5386-5154-4**

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP1810S-POD
ISBN (Print-On-Demand):	978-1-5386-5154-4
ISBN (Online):	978-1-5386-5153-7

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Welcome	xiii
Committees	xv
Social Events	xix
Plenaries	xxi
Regular Papers	
Session: Applications of Modeling and Design Techniques	
Bringing Analog Design Tools to Security: Modeling and Optimization of a Low Area Probing Detector	
<i>A. Herrmann, M. Weiner, M. Pehl, H. Graeb</i>	
Technical University of Munich, Germany	1
Reliability Based Hardware Trojan Design Using Physics-Based Electromigration Models	
<i>C. Cook, S. Sadiqbatcha, Z. Sun, S. Tan</i>	
University of California at Riverside, United States	5
Metamodel-Based Performance Evaluation for an Electromechanical Automotive System	
<i>C. Forster, J. Kirscher</i>	
Infineon Technology, Germany	9
Analysis and Modeling of a Novel SDR-based High-Precision Positioning System	
<i>C. Talarico¹, G. Piccinni², G. Avitabile², G. Coviello²</i>	
¹ Gonzaga University, United States, ² Politecnico di Bari, Italy	13
Digital Architecture and ASIC Implementation of Wideband Delta DOR Spacecraft Onboard Tracker	
<i>G. Cardarilli¹, L. Di Nunzio¹, R. Fazzolari¹, M. Matta¹, M. Re¹, A. Nannarelli², D. Gelfusa³, S. Lorenzo³, S. Spanò¹</i>	
¹ University of Roma Tor Vergata, Italy, ² Danish Technical University Lyngby, Italy, ³ Thales Alenia Space, Italy	17
Session: Variability and Test	
Accelerating Electromigration Wear-Out Effects Based on Configurable Sink-Structured Wires	
<i>S. Sadiqbatcha, C. Cook, Z. Sun, S. Tan</i>	
University of California at Riverside, United States	21
Variability Analysis Tool for CMOS Analog/RF Circuits: VariAnT	
<i>E. Afacan, Y. Avci, O. Demirbas</i>	
Kocaeli University, Turkey	25

Automated Massive RTN Characterization Using a Transistor Array Chip <i>P. Saraza-Canflanca¹, J. Díaz-Fortuny², R. Castro-Lopez¹, E. Roca¹, J. Martin-Martinez², R. Rodriguez², M. Nafria², F. Fernández¹, A. Toro-Frias¹</i> ¹ IMSE-CNM, Spain, ² Universitat Autònoma de Barcelona, Spain	29
Testability Analysis Based on Complex-Field Fault Modeling <i>G. Fontana, F. Grasso, A. Luchetta, S. Manetti, M. Piccirilli, A. Reatti</i> University of Firenze, Italy	33
The Reactance Transformation for Near Sidelobes Reduction: A Comparison of Windowing Techniques <i>P. Burrascano¹, S. Laureti¹, M. Ricci²</i> ¹ University of Perugia, Italy, ² University of Calabria, Italy	37
Session: SMACD EDA Competition I	
An Analog/RF Circuit Synthesis and Design Assistant Tool for Analog IP: DATA-IP <i>E. Kaya¹, E. Afacan², G. Dundar¹</i> ¹ Bogazici University, Turkey, ² Kocaeli University, Turkey	41
Antenna Modeling Technique for Digital Communication Systems <i>M. Almotery, M. Sobhy, J. Batchelor</i> University of Kent, United Kingdom	45
SETA: A CAD Tool for Single Event Transient Analysis and Mitigation on Flash-based FPGAs <i>S. Azimi¹, B. Du¹, L. Sterpone¹, D. Merodio Codinachs², L. Cattaneo³</i> ¹ Politecnico di Torino, Italy, ² European Space Agency, Netherlands, ³ Microsemi, Italy	49
Special Session: Latest Advances in Variability Impact on Devices and Circuits Functionality	
A Model Parameter Extraction Methodology Including Time-dependent Variability for Circuit Reliability Simulation <i>J. Díaz-Fortuny¹, P. Saraza-Canflanca², A. Toro-Frias², R. Castro-Lopez², J. Martin-Martinez¹, E. Roca², R. Rodriguez¹, F. Fernández², M. Nafria¹</i> ¹ Universitat Autònoma de Barcelona, Spain, ² IMSE-CNM, Spain	53
Voltage Adaptation Under Temperature Variation <i>H. Amrouch¹, B. Khaleghi², J. Henkel¹</i> ¹ Karlsruhe Institute of Technology, Germany, ² University of California at San Diego, United States	57
Lifetime Calculation Using a Stochastic Reliability Simulator for Analog ICs <i>A. Toro-Frías¹, P. Martín-Lloret¹, J. Martin-Martinez², R. Castro-Lopez¹, R. Rodriguez², E. Roca¹, M. Nafria², F. Fernández¹</i> ¹ IMSE-CNM, Spain, ² Universitat Autònoma de Barcelona, Spain	61
Yield Approximation of Analog Integrated Circuits under Time-Dependent Variability <i>T. Hillebrand, M. Taddiken, S. Paul, D. Peters-Drolshagen</i> University of Bremen, Germany	65
Optimizing Datapaths for Near Threshold Computing <i>M. Golanbari, M. Tahoori</i> Karlsruhe Institute of Technology, Germany	69
Design Considerations of an Sram Array for the Statistical Validation of Time-Dependent Variability Models <i>P. Saraza-Canflanca¹, D. Malagon¹, F. Passos¹, A. Toro-Frías¹, J. Nunez¹, J. Díaz-Fortuny², R. Castro-Lopez¹, E. Roca¹, J. Martin-Martinez², R. Rodriguez², M. Nafria², F. Fernández¹</i> ¹ IMSE-CNM, Spain, ² Universitat Autònoma de Barcelona, Spain	73

Session: Design with Non-Conventional and Emerging Devices**Design of Logic Gates by Using a Four-Gate Thin Film Transistor (FG TFT)***S. Ilik, F. Gencer, M. Yelten*

Istanbul Technical University, Turkey

77

Inverting versus Non-Inverting Dynamic Logic for Two-Phase Latch-free Nanopipelines*H. Quintero, M. Jiménez, M. Avedillo, J. Nunez*

IMSE-CNM, Spain

81

Memristive TaOx-based Median Filter Design for Image Processing Application*A. Sasi, A. Amirsoleimani, M. Ahmadi, A. Ahmadi*

University of Windsor, Canada

85

Session: Machine Learning and Knowledge Based Design**Tunable Floating-Point for Embedded Machine Learning Algorithms Implementation***M. Franceschi¹, A. Nannarelli², M. Valle¹*¹University of Genova, Italy, ²Technical University of Denmark, Denmark

89

Approximate Fully Connected Neural Network Generation*T. Ayhan, M. Altun*

Istanbul Technical University, Turkey

93

Modelling Switched-Capacitor DC-DC Converters with Signal Transition Graphs*D. Li, D. Shang, F. Xia, A. Yakovlev*

Newcastle University, United Kingdom

97

A Novel Multiple Membership Function Generator for Fuzzy Logic Systems*R. Khayatzaheh, M. Yelten*

Istanbul Technical University, Turkey

101

Session: Modeling**Parameter Extraction Method Using Hybrid Artificial Bee Colony Algorithm for an OFET Compact Model***N. Akkan¹, M. Altun², H. Sede¹*¹Yildiz Technical University, Turkey, ²Istanbul Technical University, Turkey

105

Compact Drain Current Model of Nanoscale FinFET Considering Short Channel Effect in Ballistic Transport Regime*M. Bae, C. Park, I. Yun*

Yonsei University, South Korea

109

Three-Dimensional Modeling of Insulin Pen for Multi-Electrode Capacitive Sensing*M. Paun, C. Dehollain*

Swiss Federal Institute of Technology (EPFL), Switzerland

113

Behavioral Switching Loss Modeling of Inverter Modules*K. Stoyka, R. Pessinatti Ohashi, N. Femia*

University of Salerno, Italy

117

Modeling and Simulation of Digital Phase-Locked Loop in Simulink*N. Parkalian, M. Robens, C. Grewing, S. van Waasen, V. Christ, D. Liebau, P. Muralidharan, D. Nielinger, U. Yegin, A. Zambanini*

Juelich Forschungszentrum, Germany

121

Session: Circuit Synthesis**Design Space Exploration of CMOS Cross-Coupled LC Oscillators via RF Circuit Synthesis***E. Afacan¹, G. Dundar²*¹Kocaeli University, Turkey, ²Bogazici University, Turkey

125

Design and Optimization of a Class-C/D VCO for Ultra-Low-Power IoT and Cellular Applications <i>R. Martins¹, N. Lourenço¹, N. Horta¹, J. Yin², P. Mak², R. Martins²</i> ¹ Instituto de Telecomunicações, Universidade de Lisboa, Portugal, ² University of Macau, China	129
On the Exploration of Promising Analog IC Designs via Artificial Neural Networks <i>N. Lourenço, J. Rosa, R. Martins, H. Aidos, R. Póvoa, A. Canelas, N. Horta</i> Instituto de Telecomunicações, Universidade de Lisboa, Portugal	133
Expected Improvement-Based Optimization Approach for the Optimal Sizing of a CMOS Operational Transconductance Amplifier <i>N. Drira¹, M. Kotti², M. Fakhfakh², P. Siarry³, E. Tlelo-Cuautle⁴</i> ¹ University of Gabès, Tunisia, ² University of Sfax, Tunisia, ³ University of Paris-Est, France, ⁴ INAOE, Mexico	137
Linearizing the Transconductance of an OTA Through the Optimal Sizing by Applying NSGA-II <i>L. De La Fraga¹, E. Tlelo-Cuautle²</i> ¹ Cinvestav, Mexico, ² INAOE, Mexico	141
Session: SMACD EDA Competition II	
Lithography Hotspots Detection Using Deep Learning <i>V. Borisov, J. Scheible</i> Reutlingen University, Germany	145
Impact Rating of Layout Parasitics in Mixed-Signal Circuits: Finding a Needle in a Haystack <i>G. Gläser¹, M. Grabmann¹, D. Nuernbergk²</i> ¹ IMMS, Germany, ² Melexis, Germany	149
ToPoliNano and MagCAD: A Complete Framework for Design and Simulation of Digital Circuits Based on Emerging Technologies <i>U. Garlando, F. Riente, D. Vergallo, M. Graziano, M. Zamboni</i> Politecnico di Torino, Italy	153
ReSeMBleD Methods for Response Surface Model Behavioral Description <i>M. Taddiken, S. Paul, D. Peters-Drolshagen</i> University of Bremen, Germany	157
Special Session: New Solutions for Analog and Radio-Frequency Layout Synthesis	
Handling the Effects of Variability and Layout Parasitics in the Automatic Synthesis of LNAs <i>F. Passos¹, E. Roca¹, R. Castro-Lopez¹, F. Fernández¹, R. Martins², N. Lourenço², R. Póvoa², A. Canelas², N. Horta²</i> ¹ IMSE-CNM, Spain, ² Instituto de Telecomunicações, Universidade de Lisboa, Portugal	161
ABSYNTH: A Comprehensive Approach for Full Front to Back Analog Design Automation <i>A. Kammara, A. Koenig</i> Technical University of Kaiserslautern, Germany	165
Spec-to-Layout Automation Flow for Buck Converters with Current-Mode Control in SOC Applications <i>H. Hsu, W. Chen, L. Yeh, C. Liu</i> National Central University, Taiwan	169
Classifying Analog and Digital Circuits with Machine Learning Techniques Toward Mixed-Signal Design Automation <i>G. Liou, S. Wang, Y. Su, M. Lin</i> National Chung Cheng University, Taiwan	173

Mismatch-Aware Placement of Device Arrays Using Genetic Optimization <i>I. Nashaat¹, I. Mohammed², M. Dessouky³, H. Said⁴</i> ¹ Si-Vision, Egypt, ² Mipex, Egypt, ³ Mentor Graphics Egypt, Egypt, ⁴ Ain Shams University, Egypt	177
On Closing the Gap Between Pre-Simulation and Post-Simulation Results in Nanometer Analog Layouts <i>P. Pan¹, H. Huang¹, C. Huang¹, A. Patyal¹, T. Yang², H. Chen¹</i> ¹ National Chiao Tung University, Taiwan, ² TSMC, Taiwan	181
Session: High Frequency	
A 20-dB Gain Two-Stage Low-Noise Amplifier with High Yield for 5-GHz Applications <i>A. Canelas, R. Póvoa, R. Martins, N. Lourenço, J. Guilherme, N. Horta</i> Instituto de Telecomunicações, Universidade de Lisboa, Portugal	185
Analytical Method for Ultra-Low Power UWB Low-Noise Amplifiers <i>A. Elsayed¹, M. Abutaleb¹, M. Eladawy¹, H. Ragai²</i> ¹ Helwan University, Egypt, ² Ain Shams University, Egypt	189
Temperature Performance of Meander-Type Inductor in Silicon Technology <i>A. Pajkanovic¹, G. Stojanovic²</i> ¹ University of Banja Luka, Bosnia and Herzegovina, ² University of Novi Sad, Serbia	193
An Universal Model for Milimeter-Wave Integrated Transformers <i>J. Hermann, D. Bierbuesse, R. Negra</i> RWTH Aachen University, Germany	197
On the Sparsification of the Reluctance Matrix in RLCK Circuit Transient Analysis <i>C. Antoniadis, N. Evmorfopoulos, G. Stamoulis</i> University of Thessaly, Greece	201
Session: Simulation	
Efficient Hotspot Thermal Simulation via Low Rank Model Order Reduction <i>G. Floros, N. Evmorfopoulos, G. Stamoulis</i> University of Thessaly, Greece	205
A Combinatorial Multigrid Preconditioned Iterative Method for Large Scale Circuit Simulation on GPUs <i>D. Garyfallou, N. Evmorfopoulos, G. Stamoulis</i> University of Thessaly, Greece	209
Statistical Simulations of Delay Propagation in Large Scale Circuits Using Graph Traversal and Kernel Function Decomposition <i>J. Freeley, D. Mishaghi, T. Brazil, E. Blokhina</i> University College Dublin, Ireland	213
LUT-Based Stochastic Modeling for Non-Normal Performance Distributions <i>M. Taddiken, T. Hillebrand, S. Paul, D. Peters-Drolshagen</i> University of Bremen, Germany	217
Advanced Modeling Methodology for Expedient RF SoC Verification and Performance Estimation <i>F. Speicher, J. Meier, C. Beyerstedt, R. Wunderlich, S. Heinen</i> RWTH Aachen University, Germany	221
Special Session: Modeling, Design and Control of Power Converters with Non Linear Passive Power Components	

Fast Converter Simulation Method Including Parasitic Nonlinear Capacitances <i>E. Schmidt, T. Duerbaum</i> Friedrich-Alexander University of Erlangen-Nuremberg, Germany	225
Pulse Compression for Ferrite Inductors Modeling in Moderate Saturation <i>P. Burrascano¹, G. Di Capua², N. Femia², S. Laureti¹, M. Ricci³</i> ¹ University of Perugia, Italy, ² University of Salerno, Italy, ³ University of Calabria, Italy	229
Accurate Modeling of Inductors Working in Nonlinear Region in Switch-Mode Power Supplies with Different Load Currents <i>A. Oliveri, M. Lodi, M. Storaice</i> University of Genova, Italy	233
A Temperature Dependent Non-Linear Inductor Model for a DC/DC Boost Converter <i>D. Scirè¹, S. Rosato¹, G. Lullo¹, G. Vitale²</i> ¹ University of Palermo, Italy, ² CNR, Italy	237
Loss Behavioral Modeling for Ferrite Inductors <i>G. Di Capua, N. Femia, K. Stoyka</i> University of Salerno, Italy	241
Geometric Form Factors-Based Power Transformers Design <i>G. Di Capua, N. Femia</i> University of Salerno, Italy	245
Session: Data Conversion and Signal Processing	
Controlled-Oscillator Optimization for Highly-Digital CMOS Time-Based Sensor-to-Digital Converter Architectures <i>E. Sacco¹, J. Marin¹, J. Vergauwen², G. Gielen¹</i> ¹ Katholieke Universiteit Leuven, Belgium, ² Melexis, Belgium	249
Analysis and Simulation of Chopper Stabilization Techniques Applied to Delta-Sigma Converters <i>A. Catania, A. Ria, S. Del Cesta, M. Piotta, P. Bruschi</i> University of Pisa, Italy	253
New Reconfigurable Universal SISO Biquad Filter Implemented by Advanced CMOS Active Elements <i>R. Sotner¹, L. Langhammer¹, O. Domansky¹, J. Petrzela¹, J. Jerabek¹, T. Dostal²</i> ¹ Brno University of Technology, Czech Republic, ² College of Polytechnics Jihlava, Czech Republic	257
System of Standard Approximations for Optimum Frequency Filter Design <i>K. Hajek</i> University of Defence Brno, Czech Republic	261
Design and Error Analysis of Inductance Multiplier via Symbolic Algorithms <i>J. Vavra¹, D. Biolek¹, Z. Kolka²</i> ¹ University of Defence Brno, Czech Republic, ² Brno University of Technology, Czech Republic	265
A Low-power, Bootstrapped Sample and Hold Circuit with Extended Input Range for Analog-to-Digital Converters in CMOS 0.18 μm <i>A. Mohammadi, M. Chahardori</i> Islamic Azad University, Iran	269
Poster Session	
A Cell-Based Fractional-N Phase-Locked Loop Compiler <i>C. Lee, S. Huang</i> National Tsing Hua University, Taiwan	273

Mixed Design of SPAD Array Based TOF for Depth Camera and Unmanned Vehicle Applications <i>W. Shi, A. Pan</i> Shenzhen University, China	277
Modeling of Reference Injection Based Low-Power All-Digital Phase-Locked Loop for Bluetooth Low-Energy Applications in LabVIEW <i>M. Rehman, N. Ahmad, I. Ali, S. Oh, A. Hejazi, K. Lee</i> Sungkyunkwan University, South Korea	281
SC Filter Optimization Performance by Hybrid Simplex Algorithm <i>J. Náhlík, J. Hospodka, O. Subrt</i> CTU in Prague, Czech Republic	285
A Low Power Priority Encoding Technique with Address-Encoder and Reset-Decoder for an Improved Hierarchical Asynchronous Detector <i>C. Lee, C. Kim, H. Lim, S. Kim, M. Song</i> Dongguk University, South Korea	289
Kriging Metamodeling-Assisted Multi-Objective Optimization of CMOS Current Conveyors <i>M. Kotti¹, M. Fakhfakh², E. Tlelo-Cuautle³</i> ¹ University of Sousse, Tunisia, ² University of Sfax, Tunisia, ³ INAOE, Mexico	293
2D Bifurcations and Chaos in Nonlinear Circuits: A Parallel Computational Approach <i>W. Marszalek¹, J. Sadecki²</i> ¹ Rutgers University, United States, ² Opole University of Technology, Poland	297
System-Level Behavioral Model of a 12-bit 1.5-bit per Stage Pipelined ADC Based on Verilog-AMS <i>V. Ponce-Hinestroza¹, V. Gonzalez-Diaz¹, J. Castaneda Camacho¹, G. Mino-Aguilar¹, E. Bonizzoni²</i> ¹ Benemérita Universidad Autónoma de Puebla, Mexico, ² University of Pavia, Italy	301
Reconfiguring Passive Linear Systems <i>C. Onete¹, M. Onete²</i> ¹ NXP Semiconductors, Netherlands, ² University of Limoges, France	305
Author Index	309