
Advanced Gate Stack, Source/Drain, and Channel Engineering for Si-Based CMOS 2: New Materials, Processes, and Equipment

Editors:

F. Roozeboom

Philips Research
Eindhoven, Netherlands

D.-L. Kwong

Institute of Microelectronics
Singapore

H. Iwai

Tokyo Institute of Technology
Tokyo, Japan

M. C. Öztürk

North Carolina State University
Raleigh, North Carolina, USA

P. J. Timans

Mattson Technology
Fremont, California, USA

E. Gusev

Qualcomm MEMS Technologies
San Jose, California, USA

Sponsoring Divisions:



Electronics and Photonics



Dielectric Science & Technology



High Temperature Materials



Published by
The Electrochemical Society

65 South Main Street, Building D
Pennington, NJ 08534-2839, USA

tel 609 737 1902

fax 609 737 2743

www.electrochem.org

ECS transactions™

Vol. 3 No. 2

ISBN 1-56677-502-7

Copyright 2006 by The Electrochemical Society, Inc.
All rights reserved.

This book has been registered with Copyright Clearance Center, Inc.
For further information, please contact the Copyright Clearance Center,
Salem, Massachusetts.

Published by:
The Electrochemical Society, Inc.
65 South Main Street
Pennington, New Jersey 08534-2839, USA
Telephone 609.737.1902
Fax 609.737.2743
e-mail: ecs@electrochem.org
Web: www.electrochem.org

Printed in the United States of America

ECS Transactions, Volume 3, Issue 2
Advanced Gate Stack, Source/Drain, and Channel Engineering for Si-Based CMOS 2:
New Materials, Processes, and Equipment

Table of Contents

Preface	iii
Chapter 1 Ultra-Shallow Source/Drain Junctions	
Suppressing Layout-Induced Threshold Variations by Halo Engineering <i>V. Moroz and L. Smith</i>	3
Sheet Resistance Increase of Shallow Doped Silicon during Native Oxidation in Air <i>B. Kalkofen and E. Burte</i>	9
Low-Leakage Ultra-Scaled Junctions in MOS Devices; from Fundamentals to Improved Device Performance * <i>R. Duffy, A. Heringa, J. Loo, E. Augendre, S. Severi and G. Curatola</i>	19
CVD Delta-Doped Boron Surface Layers for Ultra-Shallow Junction Formation <i>F. Sarubbi, L. K. Nanver and T. L. Scholtes</i>	35
Novel Methods For Ultrashallow Low Resistance Junction Formation * <i>S. H. Jain, P. Griffin and J. Plummer</i>	45
Leakage Current Characteristics of Ultra-Shallow Junctions Formed by B ₂ H ₆ Plasma Doping <i>H. Sauddin, Y. Sasaki, H. Ito, B. Mizuno, P. Ahmet, K. Kakushima, N. Sugii, K. Tsutsui and H. Iwai</i>	57
Understanding Ion Implantation Defects in Germanium <i>A. R. Peaker, V. Markevich, J. Slotte, M. Rummukainen, I. Capan, B. Pivac, R. Gwilliam, C. Jeynes and L. Dobaczewski</i>	67
Crystal Damage Removal by Spike and Flash Annealing <i>W. Lerch, S. Paul, J. Niess, S. McCoy, J. Gelpy, F. Cristiano, R. Duffy, S. Boninelli, O. Marcelot and P. Francesco</i>	77
3D Pattern Effects in RTA Radiative vs Conductive Heating <i>E. H. Granneman, H. Terhorst, A. Falepin, E. Rosseel, K. Verheyden, K. Vanormelingen, H. Bourdon, A. Halimaoui and K. Funk</i>	85
Material-Inversion Solid-Phase Epitaxy of p ⁺ Si for Elevated Junctions <i>Y. Civale, L. K. Nanver and H. Schellevis</i>	97

Ultra-Shallow Junctions Formed by Co-Implantation and Sub-Melt Laser Annealing <i>S. B. Felch, A. Falepin, S. Severi, E. Augendre, T. Noda, V. Parihar, F. Nouri, T. Hoffmann, B. Pawlak, P. Eyben, W. Vandervorst, S. Thirupapuliur, R. Schreutelkamp, E. Collart and H. Graoui</i>	105
---	-----

Resist Stripping Process on Germanium : a Basic Post-Implant Study <i>L. Lachal, J. Chiaroni, C. Le Royer, F. Ritton, R. Manfredonia and F. Perrin</i>	113
---	-----

Chapter 2 Contacts to Ultra-Shallow Junctions

Iridium Silicide: a Promising Electrode for Metallic Source/Drain in Decananometer MOSFETs <i>G. Larrieu, E. Dubois, X. Wallart and J. Katcki</i>	123
--	-----

Influence of Alloying Elements on the Formation and Stability of NiSi <i>C. Detavernier, D. Deduytsche, J. Jordan-Sweet, C. Cabral and C. Lavoie</i>	131
---	-----

Study of Ni-Silicide Contacts to Si:C Source/Drain. <i>S. Mertens, Y. Cho, F. Nouri, R. Schreutelkamp, Y. Kim, P. Verheyen, J. Steenbergen, C. Vrancken, H. Bender, O. Richard, B. Van Daele, W. Vandervorst, P. Absil, S. Kubicek, C. Demeurisse, Z. Tokei, A. Lauwers and L. Geenen</i>	139
--	-----

Ab Initio Investigations of Textured Ni ₂ Si Films on Silicon <i>P. Alippi and A. Alberti</i>	149
---	-----

Chapter 3 Advanced Gate Stacks

Evolution of Structural and Electrical Properties of Plasma Nitrided Silicon Oxynitrides During the Formation Process <i>O. Storbeck</i>	159
---	-----

Effect of Deposition Temperature on Chemical Structure of Lanthanum Oxide/Si Interface Structure <i>H. Nohira, T. Matsuda, K. Tachi, Y. Shiino, J. Song, Y. Kuroki, J. Ng, P. Ahmet, K. Kakushima, K. Tsutsui, E. Ikenaga, K. Kobayashi, H. Iwai and T. Hattori</i>	169
--	-----

Control of Material Interactions in Advanced High-k Metal Gate Stacks * <i>C. Wajda, G. Leusink, K. Akiyama, S. Ashigaki, S. Aoyama, K. Shimomura, M. Aruga, T. Takahashi, K. Yamazaki and H. Yamasaki</i>	175
---	-----

Thermal Stability of HfN Compounds on HfO ₂ /SiO ₂ Gate Stacks <i>A. Callegari, M. Gribelyuk and A. Kellock</i>	185
--	-----

On the Growth of Native Oxides on Hydrogen-Terminated Silicon Surfaces in Dark and Under Illumination with Light <i>A. Y. Kovalgin, A. Zinine, R. Bankras, H. Wormeester, B. Poelsema and J. Schmitz</i>	191
Low Temperature Silcore® Deposition of Undoped and Doped Silicon Films * <i>P. R. Fischer, S. Van Aerde, E. Oosterlaken, B. Bozon, P. M. Zagwijn, M. Bauer, M. Yan and W. Verweij</i>	203
Impact of Grain Size Distribution of Gate Poly-Si on PMOSFET Performance <i>K. Saki, I. Mizushima and T. Shimizu</i>	217
Stress Characterization of Polycrystalline Silicon for Advanced CMOS Technologies <i>Y. Chen, D. Mercer and P. Kohli</i>	225
Ni, Pt and Yb Based Fully Silicided (FUSD) Gates for Scaled CMOS Technologies * <i>J. A. Kittl, A. Lauwers, M. van Dal, H. Yu, A. Veloso, T. Hoffmann, M. Pawlak, C. Demeurisse, S. Kubicek, M. Niwa, C. Vrancken, P. Absil and S. Biesemans</i>	233
Charge Defects, Vt Shifts, and the Solution to the High-K Metal Gate n-MOSFET Problem * <i>S. Guha, V. Narayanan, V. Paruchuri, B. Linder, M. Copel, N. Bojarczuk, Y. Kim, M. Chudzik, Y. Wang and P. Ronsheim</i>	247
NBTI Study on PMOS Devices with TiN/HfO ₂ Gate Stack and Process Induced Strain <i>A. K. Shickova, P. Verheyen, G. Eneman, E. San Andres, P. Absil, B. Kaczer and G. Groeseneken</i>	253
Challenges in Dual Workfunction Metal Gate CMOS Integration * <i>B. Lee, S. Song, R. Jammy and M. Hussain</i>	263
Feasibility of Dipole Based Work Function Tuning for Sub-1nm EOT Metal Gated High-K Stacks * <i>V. Misra, R. Jha, B. Chen, J. Lee and B. Lee</i>	275
Low Pressure Chemical Vapor Deposition of Tantalum-Based Material <i>K. Yanagita, C. Dussarrat and L. Beyssac</i>	289
Damascene Metal Gate Technology for Gentle Integration of Crystalline High-K-Gate Dielectrics <i>R. Endres, Y. Stefanov and U. Schwalke</i>	297
Thermal/Chemical Stability of ALD Ru-TaN Thin Films for Gate Electrode Applications <i>M. Tungare, S. Kumar, M. Li and E. Eisenbraun</i>	303
Real-Time Observation of Initial Thermal Oxidation on Si(110)-16x2 Surface by Photoemission Spectroscopy <i>M. Suemitsu, A. Kato, H. Togashi, A. Konno, Y. Yamamoto, Y. Teraoka, A. Yoshigoe, Y. Enta and Y. Narita</i>	311

Chapter 4

Advanced CMOS Channel Engineering: Strained Silicon and Germanium Channels

State-of-the-Art Characterization for 65 nm CMOS Processes and Beyond <i>M. Hopstaken, M. Juhel, J. Gonchond, L. Kwakman and C. Wyon</i>	319
Fully Depleted Silicon-on-Insulator nMOSFETs with Tensile Strained High Carbon Content Si _{1-y} Cy Channels <i>F. Ducroquet, J. Hartmann, C. Tabone, D. Lafond, C. Vizioz, T. P. Ernst and S. Deleonibus</i>	333
High Mobility Channels for Ultimate CMOS * <i>D. Sadana, S. Koester, Y. Sun, E. W. Kiewra, S. W. Bedell, A. Reznicek, J. Ott, K. Fogel, D. J. Webb, J. Fompeyrine, J. Locquet, M. Sousa and R. Germann</i>	343
Laser Spike Annealing of Strained Si/ Strained Si _{0.3} Ge _{0.7} / Relaxed Si _{0.7} Ge _{0.3} Dual Channel High Mobility p-MOSFETs <i>C. Ni Chleirigh, X. Wang, G. Rimple, Y. Wang, M. Canonico, D. D. Theodore, O. Olubuyide and J. L. Hoyt</i>	355
Dual Substrate Orientation Integration for High Performance (110) PMOS <i>G. Karve, W. Ted, D. Eades, M. Sadaka, G. Spencer, J. Hackenberg, J. Norbert, T. Kropewnicki, S. Zollner, P. Beckage, J. Grant, R. Garcia, B. Nguyen, N. Cave, M. Hall, J. Cheek, S. Venkatesan, C. Lin and I. Wu</i>	363
Current Challenges in Ge MOS Technology * <i>A. Dimoulas, M. Houssa, A. Ritenour, J. Fompeyrine, W. Tsai, J. Seo, Y. Panayiotatos, P. Tsipas, D. P. Brunco, M. R. Caymax, J. Locquet and C. Dieker</i>	371
Investigating Electronic and Chemical Properties of Ge/GeOxNy/HfO ₂ Gate Stacks : High-Resolution Photoelectron Spectroscopy Using Synchrotron Radiation <i>O. J. Renault, E. Martinez, L. Fourdrinier, L. Clavelier, N. Barrett, C. Le Royer and C. Crotti</i>	385
Point-Defect Generation in Ni-, Pd-, and Pt-Germanided Schottky Barriers on N-Type Germanium Substrates <i>E. R. Simoen, K. Opsomer, C. L. Claeys, K. Maex, C. Detavernier, R. Van Meirhaeghe, S. Forment and P. Clauws</i>	391

Chapter 5

Advanced CMOS Channel Engineering: 3-D Integration, Nanowires & Compound Semiconductors

Geometry Dependence of Poly-Si Oxidation and its Application to Self-Align, Maskless Process for Nano-scale Vertical CMOS Structures <i>H. Cho, P. Kapur, P. Kalavade and K. Saraswat</i>	403
--	-----

Epitaxial III-V Nanowires on Silicon for Vertical Devices *	415
<i>E. Bakkers, M. Borgstrom, W. van den Einden, M. van Weert, A. Helman and M. Verheijen</i>	
III-V MOSFET's with Advanced High k Dielectrics *	425
<i>M. Hong, J. Kwo, C. P. Chen, Y. C. Chang, M. L. Huang and C. F. Lin</i>	
Conductive AFM Measurements on Carbon Nanotubes and Application for CNTFET Characterization	441
<i>L. Rispal, T. Ruland, Y. Stefanov, F. Wessely and U. Schwalke</i>	
Electrical Characteristics of Ge-Nanocrystal Embedded MOS Capacitors for Non-Volatile-Memory Application	449
<i>S. Choi, Y. Park, K. Cho, T. Kang, T. Kim, B. Park, K. Cho and S. Kim</i>	
Author Index	457

* *invited paper*