
SiGe and Ge: Materials, Processing, and Devices

Editors:

D. Karamé

Semiconductor Research &
Development Center
IBM Systems and Technology Group
Essex Junction, Vermont, USA

J. Cressler

School of Electrical and
Computer Engineering
Georgia Institute of Technology
Atlanta, Georgia, USA

B. Tillack

IHP
Frankfurt (Oder), Germany

G. Masini

Luxtera Inc.
Carlsbad, California, USA

S. Koester

IBM TJ Watson Research Center
Yorktown Heights, New York, USA

J. Boquet

Semiconductor Research &
Development Center
IBM Systems and Technology Group
Essex Junction, Vermont, USA

K. Rim

Semiconductor Research &
Development Center
IBM Systems and Technology Group
Hopewell Junction, New York, USA

M. Caymax

SPDT/AMPS, IMEC
Leuven, Belgium

A. Reznicek

IBM TJ Watson Research Center
Yorktown Heights, New York, USA

S. Zaima

Nagoya University
Nagoya, Japan

Sponsoring Division:



Electronics and Photonics



Published by
The Electrochemical Society

65 South Main Street, Building D
Pennington, NJ 08534-2839, USA

tel 609 737 1902

fax 609 737 2743

www.electrochem.org

ECTransactions™

Vol. 3 No. 7

Copyright 2006 by The Electrochemical Society, Inc.
All rights reserved.

This book has been registered with Copyright Clearance Center, Inc.
For further information, please contact the Copyright Clearance Center,
Salem, Massachusetts.

Published by:
The Electrochemical Society, Inc.
65 South Main Street
Pennington, New Jersey 08534-2839, USA
Telephone 609.737.1902
Fax 609.737.2743
e-mail: ecs@electrochem.org
Web: www.electrochem.org

Printed in the United States of America

ECS Transactions, Volume 3, Issue 7
SiGe and Ge: Materials, Processing, and Devices

Table of Contents

Preface iii

Monday October 30, 2006

Chapter 1
Symposium Keynote Session: FET and Optoelectronics

Monday AM
Session Chair: David Hareme

(1.0) 10:00 – 10:10 AM

Welcome
D. Hareme (IBM)

(1.1) 10:10 – 11:00 AM

Channel Material Innovations for Continuing the Historical MOSFET Performance Increase
with Scaling * 3
D. A. Antoniadis, A. Khakifirooz, I. Aberg and J. L. Hoyt (MIT)

(1.2) 11:00 – 11:50 AM

CMOS Photonics Using Germanium Photodetectors * 17
C. Gunn, G. Masini, J. Witzens and G. Capellini (Luxtera)

Lunch Break 11:50 AM – 1:05 PM

Chapter 2
Transport in Strained FET Channel

Monday PM
Session Chair: K. DeMeyer
Session Co-Chair: H. Shang

(2.1) 1:05 – 1:35 PM

Carrier Transport and Stress Engineering in Ultrathin-body SOI MOSFETs * 27
K. Uchida (Toshiba)

(2.2) 1:35 – 2:05 PM

Electron Transport in Engineered Substrates: Strain, Orientation, and Channel/Insulator
Material Effects * 33
M. Fischetti, S. Narayanan, T. O'Regan and C. Sachs (U. Mass, Amherst)

(2.3) 2:05 – 2:25 PM	
Low-Field Electron Mobility in Stressed UTB SOI MOSFETs for Different Substrate Orientations	45
<i>E. Ungersboeck, V. Sverdlov, H. Kosina and S. Selberherr (Institute for Microelectronics, University of Vienna)</i>	
(2.4) 2:25 – 2:45 PM	
Modeling of SiGe Devices Using a Self-Consistent Full-Band Device Simulator Which Properly Takes into Account Quantum-Mechanical Size Quantization and Mobility Enhancement	55
<i>D. Vasileska, S. Krishnan and M. Fischetti (Arizona State University, Intel, U. Mass)</i>	
(2.5) 2:45 – 3:05 PM	
Noise and Mobility Characteristics of Bulk and Fully Depleted SOI pMOSFETs using Si and SiGe Channels	67
<i>M. Östling, J. Hållstedt, M. von Haartman, P. Hellström and H. Radamson (Royal Institute of Technology KTH)</i>	
Coffee Break 3:05 – 3:20 PM	

Chapter 3 Photodetectors and Resonators

Monday PM	
Session Chair:	D.-X. Xu
Session Co-Chair:	N. Usami
(3.1) 3:20 – 3:50 PM	
Performance of Ge-on-Si p-i-n Photodetectors for Standard Receiver Modules *	75
<i>O. I. Dosunmu, M. Morse, Y. Chetrit and G. Sarid (Intel Corporation)</i>	
(3.2) 3:50 – 4:20 PM	
Fast Ge-on-Si Photodetectors for the Near Infrared *	85
<i>L. Colace, G. Masini, G. Assanto, H. Luan and L. Kimerling (MIT)</i>	
(3.3) 4:20 – 4:50 PM	
Performance Assessment of Ge-on-SOI-photodetector / Si-CMOS Receivers for High-Speed Optical Communications *	99
<i>S. Koester, L. Schares, C. L. Schow, J. D. Schaub, G. Dehlinger, F. E. Doany, R. A. John and J. O. Chu (IBM)</i>	
(3.4) 4:50 – 5:10 PM	
Design of Spontaneous Emission Enhancement Based on Si Ring Resonators	111
<i>Y. Miki, K. Yamada, T. Watanabe, T. Tsuchizawa, H. Fukuda, S. Itabashi, H. Ozaki, S. Hirano and K. Wada (The University of Tokyo, NTT)</i>	

(3.5) 5:10 – 5:30 PM
The Process and Optoelectronic Characterization of Ge-on-Insulator 117
C. Liu, C. Yu, M. Liao, C. Huang, C. Lee, C. Lee and C. Lin (National Taiwan University)

Dinner Break 5:30 – 7:15 PM

Chapter 4 Short Presentations

Session Chair: J. Cressler

NOTE: The following presentations will also be presented as posters on Tuesday, October 31, 2006
in the Evening Poster Session

(4.01) 7:15 – 7:18 PM
Investigation of Fabrication Process for n+/p Junction for Germanium n-channel MOSFETs 131
M. Koike, Y. Kamata, T. Ino, D. Hagishima, M. Koyama and A. Nishiyama (Toshiba Corporation)

(4.02) 7:18 – 7:21 PM
Deposition and Characterization of Strained SiGe Layer as an Etch Stop in Ultrathin SOI Integration n/i
S. L. Suder, S. Bhattacharyya, R. Hurley, P. Baine, D. W. McNeill, B. M. Armstrong, and H. S. Gamble (The Queen's University of Belfast)

(4.03) 7:21 – 7:24 PM
Interlayer-Assisted Stability of Germanosilicide for Heavily-Doped n+-Si_{0.83}Ge_{0.17} Grown by 133
Reduced Pressure Chemical Vapor Deposition
K. Shim, A. Choi, S. Choi, H. Yang, S. Kim, S. Lee and N. Lee (Chonbuk National University)

(4.04) 7:24 – 7:27 PM
Vacancy - Assisted Redistribution of Ge in SiGe/Si Multilayer Structures Irradiated with High 145
Energy Ions
I. V. Antonova, J. Back-Misiuk, P. Romanowski, V. Skuratov, P. Zaunseil, N. Sustersic and J. Kolodzey (Institute of Semiconductor Physics, Institute of Physics PAN, Joint Institute for Nuclear Research)

(4.05) 7:27 – 7:30 PM
Carbon Incorporation in SiGe Epi Films to Block Boron Diffusion 155
F. Deleglise, D. Dutartre and A. Talbot (STMicroelectronics)

(4.06) 7:30 – 7:33 PM
Isolated Carbon Confinement Methodology for Ultrathin Boron Profiles with Enhanced 161
Conductivity in Sub-50 NM Strained Layers of Silicon Germanium
D. Enicks and G. Oleszek (ATMEL Corp., University of Colorado)

(4.07) 7:33 – 7:36 PM	
How Trace Analytical Techniques Contribute to the Research and Development of Ge and III/V Semiconductor Devices	173
<i>D. Hellin, J. Rip, R. Bonzom, D. Nelis, S. Sioncke, G. Brammert, M. R. Caymax, M. M. Meuris, S. De Gendt and C. Vinckier (IMEC, KULeuven, Hasselt University)</i>	
(4.08) 7:36 – 7:39 PM	
The Utility of Novel Single-Source Germyl Silanes	183
<i>M. D. Stephens, M. Pikulin and C. Ritter (Voltaix, Inc.)</i>	
(4.09) 7:39 – 7:42 PM	
Tensile Strained Selective Silicon Carbon Alloys for Recessed Source Drain Areas of Devices	187
<i>M. Bauer, D. Weeks, Y. Zhang and V. Machkaoutsan (ASM America, ASM Belgium)</i>	
(4.10) 7:42 – 7:45 PM	
Investigation of Silicon-Germanium Films Deposited by Plasma-Enhanced Chemical Vapor Deposition Using Laser Assistance	197
<i>C. Lee, J. Cheng, Y. Chen and T. Tsai (National Cheng Kung University)</i>	
(4.11) 7:45 – 7:48 PM	
Ge Selective Epitaxial Growth with Ultra Thin SiGe Buffer Layer	207
<i>J. Nakatsuru, H. Date, S. Mashiro and M. Ikemoto (Canon ANELVA)</i>	
(4.12) 7:48 – 7:51 PM	
Ge Epitaxy on (100) Ge: High Growth Rates at Low Temperature from GeH ₄ using N ₂ as a Carrier Gas	209
<i>F. Leys, R. Bonzom, R. Loo, A. Theuwis, W. Vandervorst and M. R. Caymax (IMEC, KULeuven, and Umicore)</i>	
(4.13) 7:51 – 7:54 PM	
Influence of Temperature on Boron Concentration in SiGe-B Epitaxy	211
<i>Y. Zhou, J. A. Reindhardt, G. E. Martin, S. D. Dominguez and R. D. Carey (Intel Corp)</i>	
(4.14) 7:54 – 7:57 PM	
Improvement of Dopant Concentration Control with Acoustic Control System for B-SiGe Epitaxy Deposition	215
<i>T. Woods, Y. Zhou, S. D. Dominguez and R. D. Carey (Intel Corporation)</i>	
(4.15) 7:57 – 8:00 PM	
Very High Temperature Growth of SiGe Virtual Substrates (15% < [Ge] < 45%)	219
<i>J. Hartmann, L. Baud, G. Rolland, J. M. Fabbri and T. Billon (Intel Corporation)</i>	
(4.16) 8:00 – 8:03 PM	
Precise Analysis of Si/Graded-Si _{1-x} Ge _x /Si _{1-x} Ge _x Heterostructure Films Grown by Reduced Pressure Chemical Vapor Deposition Using Spectroscopic Ellipsometry	231
<i>K. Shim, J. Seo, S. Choi, H. Yang, J. Kim, J. Yang, T. Han and D. Cho (Chonbuk National University)</i>	

(4.17) 8:03 – 8:06 PM	
Unique Temperature Dependence on the Morphological Evolution of Ge on Si(100)	243
<i>A. C. Alguno, N. Usami, Y. Nose and K. Nakajima (Tohoku University)</i>	
(4.18) 8:06 – 8:09 PM	
Effectiveness of Si Seed for Selective SiGe Epitaxial Deposition in Recessed Source and Drain for Locally Strained pMOS Application	245
<i>P. Cheng, C. Liao, H. Wu, Y. Chen, C. Chien, C. Yang, S. Tzou, J. Tang, Y. Cho, E. Sanchez, V. Chang, T. Fu and W. S. Hsu (United Microelectronics Corp. and Applied Materials)</i>	
(4.19) 8:09 – 8:12 PM	
Power Gain Characteristics of RF MOSFETs under Different Configurations	249
<i>N. Jiang, H. Yuan and Z. Ma (University of Wisconsin)</i>	
(4.20) 8:12 – 8:15 PM	
Study of Charged States of Si Quantum Dots with Ge Core	257
<i>K. Makihara, M. Ikeda, S. Higashi and S. Miyazaki (Hiroshima University)</i>	
(4.21) 8:15 – 8:18 PM	
Development of Textured High-Quality Si and SiGe Multicrystal Ingots with Same Grain Orientation and Large Grain Sizes by the New Dendritic Casting Method	265
<i>K. Nakajima, K. Fujiwara, M. Tokairin, W. Pan, Y. Nose and N. Usami (Tohoku University)</i>	
(4.22) 8:18 – 8:21 PM	
Control of Carbon Incorporation in Selectively Grown Epitaxial SiGe:C Layers Dedicated to HBTs	269
<i>B. Vandelle, F. Brossard, B. Barbalat, P. Chevalier, F. Saguin and D. Dutartre (ST Microelectronics)</i>	
(4.23) 8:21 – 8:24 PM	
Characteristic Influence of DC Bias on SiGe HBT Linearity and Power Gain under Different Operation Configurations	275
<i>G. Qin, G. Wang and Z. Ma (University of Wisconsin-Madison)</i>	
(4.24) 8:24 – 8:27 PM	
Electrical Properties and Bonding Structures of Germanium Nitride/Ge(100) Structures Formed by Radical Nitridation	287
<i>H. Kondo, I. Yanagi, M. Sakashita, A. Sakai, M. Ogawa and S. Zaima (Nagoya University)</i>	
(4.25) 8:27 – 8:30 PM	
Modeling of Lossy MOS Capacitors on Ge-Rich Si _{0.15} Ge _{0.85} Substrates	291
<i>M. K. Bera, R. Das, S. Chakraborty, S. Saha and C. Maiti (Indian Institute of Technology, and Vidyasagar University)</i>	
(4.26) 8:30 – 8:33 PM	
Suppression of Structural Imperfection in Strained Si Thin Film by Utilizing SiGe Bulk Substrate	299
<i>N. Usami, Y. Nose, K. Fujiwara and K. Nakajima (Tohoku University)</i>	

(4.27) 8:33 – 8:36		
Silicon-Germanium Heterostructure-on-Insulator Formed by Ge ⁺ Ion Implantation and Hydrogen Transfer	303	
<i>V. P. Popov, I. E. Tyschenko, A. G. Cherkov and M. -. Voelskow (Institute of Semiconductor Physics, and Institute of Ion Beam Physics and Material Research)</i>		
(4.28) 8:36 – 8:39 PM		
Structural Properties of Tensile-Strained Si Layers Grown on Si _{0.6} Ge _{0.4} and Si _{0.5} Ge _{0.5} Virtual Substrates	309	
<i>J. Hartmann, A. Abbadie, D. Rouchon, Y. Guinche, P. Holliger, G. Rolland, M. Buisson, M. Mermoux, F. Brunier, C. Defranoux, F. Pierrel and T. Billon (CEA-LETI, SOITEC, and Taylor Hobson Ltd)</i>		
(4.29) 8:39 – 8:42 PM		
Strained Silicon Two-dimensional Electron Gases On Commercially Available Si _{1-x} Ge _x Relaxed Graded Buffers	313	
<i>K. Yao, J. Sturm and A. Lochtefeld (Princeton University and AmberWave Systems)</i>		
(4.30) 8:42 – 8:45 PM		
Comparison of SiGe Virtual Substrates for the Fabrication of Strained Silicon-on-Insulator (sSOI) Using Wafer Bonding and Layer Transfer	317	
<i>M. Reiche, I. Radu, C. Hincinschi, R. Singh, S. Christiansen and U. Goesele (Max-Planck-Institut für Mikrostrukturphysik)</i>		
(4.31) 8:45 – 8:48 PM		
Defect and Strain Characterization of Selective-Area-Growth Ge Mesa Structures on Si Substrate	325	
<i>J. Lu, G. Rozgonyi, J. Liu, L. Kimerling and J. Michel (North Carolina State University)</i>		
(4.32) 8:48 – 8:51 PM		
Local Strain Characterization on Strained-Si/SiGe Heterostructures with Convergent Beam Electron Diffraction and Finite Element Simulation	333	
<i>W. Zhao, G. Duscher, M. Zikry and G. Rongonyi (North Carolina State University and Oak Ridge National Lab)</i>		

Tuesday October 31, 2006

**Chapter 5
SiGe HBT Technologies**

Tuesday, AM		
Session Chair:	G. Niu	
Session Co-Chair:	K. Washio	
(5.1) 8:00 – 8:30 AM		
Pushing the Performance Limits of SiGe HBT Technology *	341	
<i>M. H. Khater, T. Adam, J. Rieh, K. Schonenberg, F. Pagette, K. Stein, S. Jeng, D. Ahlgren and G. Freeman (IBM, University of Korea)</i>		

(5.2) 8:30 – 9:00 AM	
Prospects for Complementary SiGeC BiCMOS on Thin-Film SOI *	355
<i>A. Chantre, G. Avenier, L. Boissonnet, G. Borot, P. Bouillon, F. Brossard, P. Chevalier, F. Deleglise, D. Dutarre, J. Duvernay, S. Fregonese, F. Judong, R. Pantel, A. Perrotin, B. Rauber, L. Rubaldo, F. Saguin, T. Schwartzmann, B. Vandelle and T. Zimmer (STMicroelectronics, and IXL Laboratory)</i>	
(5.3) 9:00 – 9:20 AM	
Self-Aligned SiGe HBT Based on Combined Dry and Wet Etching	365
<i>D. Liu, S. Xu, Y. Hao, J. Xu, P. Qian, Z. Liu, G. Hu, J. Zhang, Z. Zhang, R. Liu, L. Liu, R. Li, K. He, Y. Liu, G. Chen, U. König, H. Kibbel, A. Gruhle, U. Seiler and K. Li (Tsinghua University, National Labs of Analog ICs, Xidian University, and DaimlerChrysler AG)</i>	
(5.4) 9:20 – 9:40 AM	
Manufacturing Control and Optimization of SiGe(C) HBT Epitaxial Growth	377
<i>N. Zhang, P. Tan, A. Rodriguez, G. Prado, C. Nguyen, C. Sinn, M. Fung, L. Safran, G. Lehman, S. Gausepohl, J. Mase and N. Bell (Philips Semiconductors Fishkill, SSMC)</i>	
(5.5) 9:40 – 10:00 AM	
2D-TCAD Process Calibration for a High Speed QSA SiGe:C HBT Verified with SSRM	387
<i>A. Sibaja-Hernandez, P. Eyben, S. Van Huylenbroeck, D. Vanhaeren, W. Vandervorst, S. Decoutere and H. Maes (IMEC, KULeuven)</i>	
Coffee Break 10:00 – 10:15 AM	

Chapter 6 Process-Induced Strain and Strain Modeling

Tuesday AM

Session Chair: S. Takagi
Session Co-Chair: S. Bedell

(6.1) 10:15 – 10:45 AM	
Wafer-Level Stress in Combination with Process Induced Stress for Optimum Performance Enhancement *	399
<i>I. Cayrefourcq, A. Boussagol and G. Celler (SOITEC)</i>	
(6.2) 10:45 – 11:05 AM	
Strain Degradation in Strained-Si Layers Far Thicker than the Critical Thickness Grown on Relaxed Si _{0.65} Ge _{0.35} Layers	411
<i>S. Kang, H. Yuk, I. Kim, J. Lee, S. Lee, J. Shim, B. Lee, J. G. Fiorenza, M. Curtin and A. Lochtefeld (Siltron Inc.)</i>	
(6.3) 11:05 – 11:25 AM	
Strain Control of Stripe Patterned Si/Si _{1-x} Ge _x /Si(100) Heterostructures	421
<i>J. Uhm, M. Sakuraba and J. Murota (Tohoku University)</i>	

(6.4) 11:25 -11:55 AM	
Strain Modeling in Advanced MOSFET Devices *	429
<i>S. Cea, T. Ghani, M. Giles, R. Kotlyar, P. Matagne, K. Mistry, B. Obradovic, R. Shaheed, L. Shifren, M. Stettler, S. Tyagi, X. Wang, C. Weber and P. Keys (Intel Corporation)</i>	
(6.5) 11:55 – 12:15 PM	
On the Influence of the Position-Dependence of Stress on Device Performance	439
<i>F. M. Bufler and R. Gautschi (Institut für Integrierte Systeme, and Synopsys Schweiz)</i>	
(6.6) 12:15 – 12:35 PM	
Analysis of Hole Transport in Arbitrarily Strained Germanium	443
<i>G. Karlowatz, E. Ungersboeck, H. Kosina, W. Wessner and S. Selberherr (University of Vienna)</i>	
Lunch Break 12:35 – 1:50 PM	

Chapter 7 Recessed SiGe Source/Drain for Locally Strained Si Channels

Tuesday PM	
Session Chair	D. Sadana
Session Co-Chair	M. Sakuraba
(7.1) 1:50 – 2:20 PM	
Selective Epitaxy of Si/SiGe to Improve pMOS Devices by Recessed Source/Drain and/or Buried SiGe Channels *	453
<i>R. Loo, P. Verheyen, R. Rooyackers, C. Walczyk, F. Leys, D. Shamiryan, P. Absil, T. Delande, A. Moussa, H. Weijmans, R. Wise, V. Machkaoutsan, C. Arena, J. McCormack, S. Passefort, H. Sorada, A. Inoue, B. Lee, S. Hyun, S. Jakschik, M. R. Caymax, G. Eneman, H. Bender, C. Drijbooms, L. Geenen, P. Tomasini and S. Godny (IMEC, Universitätsat Siegen, Texas Instruments, ASM-Belgium, ASM-America, KLA-Tencor, Matsushita, Samsung, and Infineon)</i>	
(7.2) 2:20 – 2:40 PM	
Application of Selective Si:C Epitaxy For Recessed Source/Drain Technology	467
<i>Y. Kim, Z. Ye, A. Zojaji, A. Lam, E. Sanchez and S. Kuppurao (Applied Materials)</i>	
(7.3) 2:40 – 3:10 PM	
Facet Propagation in Si and SiGe Epitaxy or Etching	473
<i>D. Dutartre, A. Talbot and N. Loubet (STMicroelectronics)</i>	
(7.4) 3:10 – 3:30 PM	
In-Situ HCl Etching and Selective Epitaxial Growth of B-doped Ge for the Formation of Recessed and Raised Sources and Drains *	489
<i>J. Hartmann, A. Papon, J. M. Fabbri, G. Rolland, T. Billon, M. Juhel and A. Halimaoui (CEA-DRT, LETI, and STMicroelectronics)</i>	

(7.5) 3:30 – 3:50 PM
Novel Process Development for Bilayer Embedded SiGe Source/Drain Formation 501
Y. Miyanami, K. Ota, T. Shinyama, Y. Owa, T. Katagiri, A. Horiuchi, Y. Hagimoto, K. Watanabe, T. Ikuta, S. Terauchi, K. Nagaoka, S. Fujita, H. Naruse, I. Mizushima, H. Iwamoto, N. Nagashima and S. Kadomura (Sony Corporation, Toshiba Corporation)

Coffee Break 3:50 – 4:05 PM

Chapter 8 Ge-MIS Interfaces

Tuesday PM

Session Chair: S. Zaima
Session Co-Chair: P. McIntyre

(8.1) 4:05 – 4:35 PM
Ge and III/V as Enabling Materials for Future CMOS Technologies * 511
M. M. Heyns, M. M. Meuris and M. R. Caymax (IMEC)

(8.2) 4:35 – 5:05 PM
Interface Layers for High-k/Ge Gate Stacks: Are They Necessary? * 519
P. McIntyre, D. Chi, C. Chui, H. Kim, K. Seo, K. Saraswat, R. Sreenivasan, T. Sugawara, F. S. Aguirre-Testado and R. M. Wallace (Stanford University, Sungkyunkwan University)

(8.3) 5:05 – 5:25 PM
Low Temperature Surface Nitridation Processes for Dielectric-Ge Interfaces 531
H. J. Wadsworth, S. Bhattacharya, F. Ruddell, D. McNeill, N. Mitchell, M. Armstrong, H. Gamble and D. Denvir (Queen's University Belfast)

(8.4) 5:25 – 5:45 PM
Characterization and Modeling of Atomically Sharp "Perfect" Si:Ge/SiO₂ Interfaces 539
W. Windl, T. Liang, S. Lopatin and G. Duscher (Ohio State University, North Carolina State University, and Oak Ridge National Laboratory)

(8.5) 5:45 – 6:05 PM
Effects of Interfacial Layers Formed by Plasma Oxidation and Nitridation on HfO₂/Ge-MIS Properties 551
T. Maeda, Y. Morita, M. Nisizawa and S. Takagi (National Institute of Advanced Industrial Science and Technology (AIST), and The University of Tokyo)

Evening Poster Session 7:00 – 9:00 PM
Poster Presentations from Session 4
University Ballroom, 2nd Floor, Expo Center

End of Tuesday Program

Wednesday November 1, 2006

Chapter 9
Ge and GaAs on Si

Wednesday AM

Session Chair: K. Saraswat
Co-Chair: M. Meuris

- (9.1) 8:00 – 8:30 AM
Epitaxial Growth of Heterovalent GaAs/Ge and Applications in III-V Monolithic Integration on Si Substrates * 561
E. Fitzgerald, C. L. Dohrman, K. Chilukuri and M. J. Mori (MIT)
- (9.2) 8:30 – 9:00 AM
Some Insights into the Relaxation Mechanisms of Germanium Growing on (001) Si by Ultrahigh Vacuum Chemical Vapor Deposition * 569
D. Bouchier, V. Yam, M. Halbwax, L. Nguyen, D. Debarre and F. Fossard (Paris-South University)
- (9.3) 9:00 – 9:20 AM
Selective Epitaxial Growth of GaAs on Ge Substrates with a SiO₂ Pattern 585
G. Brammertz, M. R. Caymax, Y. Mols, S. Degroote, M. Leys, J. Van Steenberghe, G. Winderickx, G. Borghs and M. M. Meuris (IMEC)
- (9.4) 9:20 – 9:40
Selective Epitaxial Growth Of Si And Relaxed Ge By UHV-CVD In Si(001) Windows 593
F. Fossard, M. Halbwax, V. Yam, H. Nguyen, V. Mathet, D. Cammilleri, D. Débarre, J. Boulmer and D. Bouchier (Paris-South University)
- (9.5) 9:40 – 10:00 AM
In Situ Phosphorus Doping of Germanium by APCVD 599
G. Dillway, R. Van Den Boom, A. Moussa, F. Leys, B. Van Daele, B. Parmentier, T. Clarysse, E. R. Simoen, C. Defranoux, M. M. Meuris, A. Benedetti, O. Richard and H. Bender (IMEC, Fontys University of Applied Sciences, KULeuven)
- Coffee Break 10:00 – 10:15 AM

Chapter 10
SiGe and Ge Processing I

Wednesday AM

Session Chair: H. Rücker
Co-Chair: C.-W. Liu

- (10.1) 10:15 – 10:45 AM
Low Temperature Crystallization of a-SiGe on Insulating Films for Thin Film Transistor Application * 613
M. Miyao, H. Kanno, I. Tsunoda and T. Sadoh (Kyushu University)

(10.2) 10:45 – 11:15 AM	
Isotropic Etching of Si _{1-x} Ge _x Buried Layers Selectively to Si for the Realization of Advanced Devices *	627
<i>S. Borel, V. Caubet, J. Bilde, A. Cherif, C. Arvet, C. Vizioz, J. Hartmann, G. Rabille and T. Billon (CEA-LETI, and ST Microelectronics)</i>	
(10.3) 11:15 – 11:35 AM	
Nickel Selective Etching Studies for Self-Aligned Silicide Process in Ge and SiGe-Based Devices	643
<i>V. Carron, M. Ribeiro, P. Besson, G. Rolland, J. Hartmann, V. Loup, S. Minoret, L. Clavelier, C. Leroyer and T. Billon (CEA-DRT-LETI - CEA/GRE)</i>	
(10.4) 11:35 – 11:55 AM	
Diode Analysis of Electrically Active Defects in Recessed SiGe Source/Drain Diodes	655
<i>E. R. Simoen, M. Bargallo Gonzalez, G. Eneman, P. Verheyen, C. L. Claeys, A. Benedetti, H. Bender, K. De Meyer, R. Schreutelkamp, L. Washington and F. Nouri (IMEC, KULeuven, The Fund for Scientific Research, Applied Materials)</i>	
(10.5) 11:55 AM – 12:15 PM	
A Study of Boron Implantation into High Ge Content SiGe Alloys	667
<i>R. Wittmann, S. Uppal, A. Hoessinger, J. Cervenka and S. Selberherr (University of Vienna)</i>	
Lunch Break 12:15 – 1:15 PM	

Chapter 11 Ge FETs and e-SiGe Devices

Wednesday PM	
Session Chair:	T. Ernst
(11.1) 1:15 – 1:45 PM	
High Mobility Strained Ge / SiGe PMOSFETs for High Performance CMOS *	679
<i>H. Shang, J. O. Chu, S. W. Bedell and J. Ott (IBM)</i>	
(11.2) 1:45 – 2:05 PM	
High Performance, Ultra-thin, Strained-Ge, Heterostructure FETs With High Mobility And Low Leakage	687
<i>T. Krishnamohan, D. Kim, Y. Nishi, K. Saraswat and C. Jungemann (Stanford University)</i>	
(11.3) 2:05 – 2:35 PM	
The Combination of Embedded Si _{1-x} Ge _x S/D and Metal Gate Options for High Performance pMOS Transistors *	697
<i>P. Verheyen, S. Severi, G. Eneman, R. Loo, D. Shamiryan, R. Rooyackers, M. Demand, A. Veloso, A. Lauwers, K. De Meyer, P. Absil, M. Jurczak and S. Biesemans (IMEC, KULeuven, The Fund for Scientific Research)</i>	

(11.4) 2:35 – 2:55 PM
 Sidewall Dislocations in Embedded SiGe Source/Drain Areas of MOSFETs and Their Impact on the Device Performance 713
T. Kammler, I. Peidous, A. Wei, C. Reichel, S. Heinemann, K. Romero and H. Engelmann (AMD)

(11.5) 2:55 – 3:15 PM
 Effectiveness of Embedded-SiGe in Strained-SOI Substrates and Implications on Embedded-SiGe Stress Transfer Mechanics 719
A. Wei, T. Kammler, I. Cayrefourcq, J. Höntschel, A. Mowry, H. Bierstedt, A. Hellmich, K. Hempel, J. Rinderknecht, B. Trui, R. Otterbach, M. Horstmann, F. Metral, M. Kennard and E. Guiot (AMD, Parc technologique des Fontaines)

Coffee Break 3:15 – 3:30 PM

Chapter 12 SiGe and Ge Optoelectronics

Wednesday PM
 Session Chair: K. Wada
 Co-Chair: L. Colace

(12.1) 3:30 – 4:00 PM
 III-V Device Integration on Silicon Via Metamorphic SiGe Substrates * 729
J. A. Carlin, C. Andre, O. Kwon, M. Gonzalez, M. Lueck, E. Fitzgerald, D. Wilt and S. Ringel (Ohio State University, Air Force Research Laboratory, Akso Nobel Chemical LLC, Lumileds, MIT)

(12.2) 4:00 – 4:30 PM
 Stimulated THz Emission of Strained p-Ge and SiGe/Si Quantum-Well Structures Doped with Shallow Acceptors. * 745
M. S. Gagan, I. Altukhov, V. Sinis, E. Chirkova, S. Paprotskiy, I. Yassievich, M. Odnoblyudov, A. Prokofiev and J. Kolodzey (Institute of Radio Engineering and Electronics of RAS, Technical Institute of RAS, University of Delaware)

(12.3) 4:30 – 5:00 PM
 Silicon-Germanium Saturable Absorber Mirrors for Ultra-Short Pulse Generation * 759
F. X. Kaertner, H. Byun, F. Grawert, J. Gopinath, H. Shen, E. Ippen, S. Akiyama, J. Liu, K. Wada and L. Kimerling (MIT)

(12.4) 5:00 – 5:20 PM
 Germanium Photodetectors for Photonics on CMOS 771
J. Fedeli, J. Damlencourt, L. El Melhaoui, Y. Le Cunff, V. Mazzochi, L. Vivien, D. Marris Morini, M. Rouvière, D. Pascal, X. Le Roux, E. Cassan, S. Laval, P. Grosse and S. Poncet (CEA-DRT/LETI, Paris-South University, STMicroelectronics)

(12.5) 5:20 – 5:40 PM	
Polycrystalline Germanium on Silicon for Near Infrared Detectors	779
<i>L. Colace, G. Masini and G. Assanto (University Roma Tre)</i>	

Dinner Break 5:40 – 7:10 PM

Chapter 13 Workshop on Germanium for CMOS

Wednesday Evening	
Session Chair:	M. Caymax
(13.1) 7:10 – 7:30 PM	
Workshop Mixer	
(13.2) 7:30 – 9:00 PM	
Workshop Participants and Topics	
Key Issues for the Development of a Ge CMOS Device in an Advanced IC Circuit	783
<i>M. M. Meuris, K. Martens, B. De Jaegar, J. Van Steenberghe, R. Bonzom, M. R. Caymax, M. Houssa, B. Kaczer, F. Leys, D. Nelis, K. Opsomer, A. M. Pourghaderi, A. Satta, E. R. Simoen, V. Terzieva, L. Souriau, F. Bellenger, G. Brammertz, G. Nicholas, M. Scarozza, C. Huyghebaert, G. Winderickx, R. Loo, T. Clarysse, T. Conard, H. Bender, A. Benedetti, R. Todi, A. Delabie, D. Hellin, B. Van Daele, S. Sioncke, P. W. Mertens, K. De Meyer, S. Van Elshocht, W. Vandervorst, P. Zimmerman, D. P. Brunco and M. M. Heyns (IMEC)</i>	
Review of Some Critical Aspects of Ge and GeOI Substrates	789
<i>L. Clavelier, C. Le Royer, Y. Morand, C. Deguet, B. Vincent, J. Damlencourt, J. Hartmann, O. Kermerrec, T. Signamarcheix, B. Depuydt, A. Theuwis, C. Quaeys, N. Cherkashin, P. Rivallin, C. Tabone, S. Lagrasta, Y. Campidelli, S. Descombes, L. Sanchez, T. Akastu, A. Rigny, D. Bensahel, T. Billon, N. Kernevez and S. Deleonibus (CEA-DRT/LETI, STMicroelectronics, SOITEC)</i>	
Substrate Engineering for Germanium-Based CMOS Technology	807
<i>S. W. Bedell, K. Fogel, A. Reznicek, J. Ott and D. Sadana (IBM)</i>	
Germanium MOSFETs for Nanoelectronics	817
<i>K. Saraswat (Stanford University)</i>	
Prospects and Critical Issues on Ge MOS Technologies	823
<i>S. Takagi, N. Taoka, S. Nakaharai, K. Ikeda, T. Tezuka, Y. Yamashita, Y. Moriyama, T. Maeda and N. Sugiyama (MIRAI-AIST, MIRAI-ASET, The University of Tokyo)</i>	

Thursday November 2, 2006

Chapter 14
Advanced SiGe Deposition Processes

Thursday AM

Session Chair: R. Loo

Co-Chair: J.-M. Hartmann

(14.1) 8:00 – 8:30 AM

Advanced Applications of Semiconductor Epitaxy for Cutting Edge Integrated Circuit Technology * 833

D. Sadana, M. Yang, S. W. Bedell, A. Reznicek, J. P. de Souza and H. J. Hovel (IBM)

(14.2) 8:30 – 9:00 AM

Development of High-Throughput Batch-Type Epitaxial Reactor * 841

Y. Kunii, Y. Inokuchi, J. Wang, K. Yamamoto, A. Moriya, Y. Hashiba, H. Kurokawa and J. Murota (Hitachi Kokusai Electric, and Tohoku University)

(14.3) 9:00 – 9:20 AM

The Deposition of Polycrystalline SiGe with Different Ge Precursors 849

X. Shi, M. Schaekers, F. Leys, R. Loo, M. R. Caymax, S. Brus, C. Zhao, B. Lamare, E. Woelk and D. Shenai (IMEC, Rohm and Haas Electronic Materials)

(14.4) 9:20 – 9:40 AM

A Study on B Atomic Layer Formation for B-Doped Si_{1-x}Ge_x(100) Epitaxial Growth Using Ultraclean LPCVD System 861

K. Ishibashi, M. Sakuraba, J. Murota, Y. Inokuchi, Y. Kunii and H. Kurokawa (Res. Inst. Electr. Comm., Tohoku University)

(14.5) 9:40 – 10:00 AM

Development of Novel Germanium Compounds for Use in SiGe Epitaxy 867

D. Shenai, R. DiCarlo, M. Power, A. Amamchyan, R. Goyette, E. Woelk and I. Sagnes (Rohm & Haas Electronic Materials, and CNRS-LPN)

Coffee Break 10:00 – 10:15 AM

Chapter 15
SiGe HBT Applications

Thursday AM

Session Chair: A. Chantre

Co-Chair: M. Ostling

(15.1) 10:15 – 10:45 AM

Integration of Photonic Detectors in Standard SiGe HBT BiCMOS * 877

G. Meinhardt, J. Kraft and H. Zimmermann (Austriamicrosystems, Vienna University of Technology)

(15.2) 10:45 – 11:15 AM		
Issues and Opportunities for Complementary SiGe HBT Technology *		893
<i>J. D. Cressler (Georgia Tech)</i>		
(15.3) 11:15 – 11:35 AM		
Bandgap Engineering in SiGe:C HBTs For Power Amplifier Applications		913
<i>S. Jouan, A. Talbot, S. Haendler, P. Mans, A. Perrotin and A. Monroy (STMicroelectronics)</i>		
(15.4) 11:35 – 11:55 AM		
Effects of Proton Radiation on Device Modeling of SiGe Power HBTs		919
<i>N. Jiang, Z. Ma, P. Ma and M. Racanelli (University of Wisconsin, Jazz Semiconductor)</i>		
(15.5) 11:55 AM – 12:15 PM		
Temperature Scalable Modeling of SiGe HBT DC Currents Down to 43K		927
<i>Z. Feng, G. Niu, C. Zhu, L. Najafzadeh and J. D. Cressler (Auburn University, Georgia Tech)</i>		
(15.6) 12:15 – 12:35 PM		
A 20 GSamples/s, 40 mW SiGe HBT Comparator for Ultra-High-Speed ADC		937
<i>Y. Borokhovych and H. Gustat (IHP)</i>		
Lunch Break 12:35 – 1:50 PM		

Chapter 16 Si/SiGe Hetero-Layer FETs and Device Physics

Thursday PM		
Session Chair:	K. Uchida	
(16.1) 1:50 – 2:20 PM		
Nanoscaled MOSFET Transistors on Strained Si, SiGe, Ge Layers: Some Integration and Electrical Properties Features *		947
<i>T. P. Ernst, F. Andrieu, O. Weber, J. Hartmann, C. Dupre, O. Faynot, J. Barbe, J. Eymery, S. Barraud, F. Ducroquet, G. Ghibaudo and S. Deleonibus (CEA-LETI)</i>		
(16.2) 2:20 – 2:40 PM		
Influence of Strained Si _{1-y} Ge _y Layer Thickness and Composition on Hole Mobility Enhancement in Heterostructure p-MOSFETs with Ge Contents y from 0.7 to 1.0		963
<i>C. Ni Chleirigh, O. Olubuyide and J. L. Hoyt (MIT)</i>		
(16.3) 2:40 – 3:00 PM		
Buried-Channel Field Effect Transistors of Triple SiGe Quantum Wells on SOI		973
<i>K. Fujinaga (Hokkaido Institute of Technology)</i>		

(16.4) 3:00 – 3:20 PM		
RF Modeling of Large Gate-Width Multi-Finger Si/SiGe Power MODFETs		981
<i>H. Yuan, N. Jiang, E. Croke and Z. Ma (University of Wisconsin-Madison, HRL Laboratories)</i>		
(16.5) 3:20 – 3:40 PM		
Parasitic Electrostatic Capacitances in Si/SiGe n-HFET		989
<i>M. Enciso-Aguilar, N. Zerounian, T. Hackbarth, H. Herzog and F. Aniel (Paris-South University, Instituto Politecnico Nacional, DCAG)</i>		
(16.6) 3:40 – 4:00 PM		
Analysis of Gate Leakage in Strained Si MOSFETs		1001
<i>L. Yan, S. H. Olsen, M. Kanoun, M. Al-Arjami, R. Agaiby, G. Dalapati and A. O'Neill (University of Newcastle)</i>		
Coffee Break 4:00 – 4:15 PM		

Chapter 17 Substrate Technology

Thursday PM		
Session Chair:	D. Houghton	
Co-Chair:	I. Cayrefourcq	
(17.1) 4:15 – 4:45 PM		
Ge Condensation Technologies for Advanced MOSFETs on SGOI and GOI Substrates *		1015
<i>N. Sugiyama, T. Tezuka, T. Irisawa, K. Usuda, Y. Moriyama, S. Nakaharai, N. Hirashita and S. Takagi (MIRAI-ASET, MIRAI-AIST, The University of Tokyo)</i>		
(17.2) 4:45 – 5:05 PM		
The Challenges of Ge-Condensation Technique		1023
<i>V. Terzieva, M. R. Caymax, L. Souriau, M. M. Meuris, F. Clemente and A. Benedetti (IMEC)</i>		
(17.3) 5:05 – 5:25 PM		
Oxidation Saturation of SiGe Alloy on Silicon-on-Insulator Wafers		1033
<i>T. Shimura, M. Shimizu, S. Horiuchi, H. Watanabe and K. Yasutake (Osaka University)</i>		
(17.4) 5:25 – 5:55 PM		
Nucleation and Movement of Dislocations during Relaxation of He Implanted $\text{Si}_x\text{Ge}_{1-x}/\text{Si}_x$ Heterostructures *		1039
<i>M. Luysberg, N. Hueging, D. Buca, H. Trinkaus and S. Mantl (Research Centre Juelich)</i>		
(17.5) 5:55 – 6:15 PM		
From Thin Relaxed SiGe Buffer Layers to Strained Silicon Directly on Oxide		1047
<i>S. Mantl, D. Buca, B. Holländer, S. Lenk, N. Hueging, M. Luysberg, R. Carius, R. Loo, M. R. Caymax, H. Schäfer, I. Radu, M. Reiche, S. Christiansen and U. Goesele (Institut für Schichten und Grenzflächen, Center of Nanoelectronic Systems for Information Technology, Institut für Festkörperforschung, Institut für Photovoltaik, IMEC, Infineon, Max Planck Institute of Microstructure Physics)</i>		

(17.6) 6:15 – 6:35 PM
Dislocation Pile-Up Quantification Using Automated Room Temperature Photoluminescence Mapping 1057
A. Buczkowski, N. Laurent, A. Shachaf, T. Walker, S. Hummel, C. Berne and M. Kennard (Accent Optical Technologies, SOITEC)

Friday November 3, 2006

**Chapter 18
SiGe and Ge Processing II**

Friday AM
Session Chair: B. Tillack
Co-Chair: M. Miyao

(18.1) 8:00 – 8:30 AM
Dopant Diffusion in SiGeC Alloys * 1069
H. Rucker, B. Heinemann, R. Kurps and Y. Yamamoto (IHP)

(18.2) 8:30 – 9:00 AM
Thin Germanium-Carbon Layers on Silicon for MOS Applications * 1077
D. Q. Kelly, I. Wiedmann, D. Garcia-Gutierrez, M. Jose-Yacamán and S. K. Banerjee (University of Texas at Austin)

(18.3) 9:00 – 9:20 AM
Thermal Redistribution of Oxygen and Carbon in Sub-50 NM Strained Layers of Boron Doped SiGeC 1087
D. Enicks and G. Oleszek (ATMEL Corp., and University of Colorado)

(18.4) 9:20 – 9:40 AM
Ge Diffusion in Strained Si / Relaxed SiGe Heterostructures 1099
Y. Bogumilowicz, J. Barnes, P. Holliger, D. Rouchon, N. Daval, J. Hartmann, A. Abbadie, F. Lallemand, E. Guiot, T. Akatsu, C. Deguet and N. Kernevez (CEA-LETI/3DSi, SOITEC)

(18.5) 9:40 AM – 10:00 AM
Characterization of Ge Implanted with Ni and Hf Ions 1109
S. Sioncke, E. R. Simoen, T. Janssens, M. M. Meuris, P. W. Mertens, S. Forment, P. Clauws and A. Theuwis (IMEC, Ghent University, Umicore)

Coffee Break 10:00 – 10:15 AM

Chapter 19 Emerging Materials, Devices and Applications

Friday PM		
Session Chair:	A. Reznicek	
Co-Chair:	M. Reiche	
(19.1) 10:15 – 10:45 AM		
Integration of SiGe to MEMS Applications *		1123
<i>M. Reiche (Max-Planck-Institut für Mikrostrukturphysik)</i>		
(19.2) 10:45 – 11:05 AM		
Study of Poly-SiGe Structural Properties for Modularly Integrated MEMS		1131
<i>C. W. Low, T. King Liu and R. T. Howe (University of California at Berkeley, Stanford University)</i>		
(19.3) 11:05 – 11:35 AM		
Silicon-Carbon Source/Drain: Selective Epitaxy, Process Integration, and Transistor Strain Engineering *		1143
<i>Y. Yeo (National University of Singapore)</i>		
(19.4) 11:35 – 11:55 AM		
Power Output Improvement of Silicon-Germanium Thermoelectric Generators		1151
<i>M. Wagner, G. Span, S. Holzer, O. Triebel, T. Grasser and V. Palankovski (University of Vienna)</i>		
(19.5) 11:55 AM – 12:15 PM		
SiGe and Ge Cryogenic Power Transistors		1163
<i>R. R. Ward, W. Dawson, L. Zhu, R. Kirschman, G. Niu, M. Nelms, O. Mueller, M. Hennessy, E. Mueller, R. Patterson, J. Dickman and A. Hammoud (GPD Optoelectronics Corp., Auburn University, LTE-Low Temperature Electronics, MTECH Laboratories, MASA Glenn Research Center, QSS Group Inc.)</i>		
(19.6) 12:55 – 12:35 PM		
Halide Passivation of Germanium Nanowires		1175
<i>H. Jagannathan, J. Kim, M. Deal, M. Kelly and Y. Nishi (Stanford University)</i>		
Lunch Break 12:35 – 1:50 PM		

Chapter 20 Surface Treatment and MIS Characterization

Friday PM		
Session Chair:	M. Heyns	
Co-Chair:	S. Miyazaki	
(20.1) 1:50 – 2:10 PM		
Study of the Surface Cleaning of GOI and SGOI Substrates for Ge Epitaxial Growth	1183	
<i>Y. Moriyama, N. Hirashita, E. Toyoda, K. Usuda, S. Nakaharai, N. Sugiyama and S. Takagi (MIRAI-ASET, Toshiba Ceramics, MIRAI-AIST, University of Tokyo)</i>		
(20.2) 2:10 – 2:30 PM		
Germanium Surface Cleaning with Hydrochloric Acid	1191	
<i>J. Kim, J. McVittie, K. Saraswat, Y. Nishi, S. Liu and S. Tan (Stanford University)</i>		
(20.3) 2:30– 2:50 PM		
Scanning Tunneling Microscopy Study on the Reaction of Oxygen with Clean Ge(001) Surfaces	1197	
<i>A. Sakai, Y. Wakazono, O. Nakatsuka, S. Zaima and M. Ogawa (Nagoya University)</i>		
(20.4) 2:50 – 3:10 PM		
Atomic-Order Thermal Nitridation of Si _{1-x} Ge _x (100) at Low Temperatures by NH ₃	1205	
<i>N. Akiyama, M. Sakuraba and J. Murota (Tohoku University)</i>		
(20.5) 3:10 – 3:30 PM		
Characterization of Strained Si/SiGe with Raman, Pulsed MOS Capacitor, and Gate Oxide Integrity Measurements	1211	
<i>J. Liao, M. Canonico, M. Robinson and D. Schroder (Arizona State University)</i>		
(20.6) 3:30 – 3:50 PM		
Comparison of Electrical and Structural Properties of HfO ₂ Thin Films on Strained and Relaxed Si _{1-x} Ge _x	1223	
<i>T. Park, J. Kim and C. Hwang (Seoul National University)</i>		
(20.7) 3:50 – 4:10 PM		
Dielectric Relaxation and Defect Generation Under Pulsed and Constant Voltage Stressing of Ultrathin TiO ₂ Films on Strained-Si/Si _{0.8} Ge _{0.2}	1229	
<i>M. K. Bera, S. Saha and C. Maiti (Indian Institute of Technology, Vidyasagar University)</i>		

Author Index

* invited paper