
Advanced Gate Stack, Source/Drain, and Channel Engineering for Si-Based CMOS 6: New Materials, Processes, and Equipment

Editors:

E. P. Gusev

Qualcomm MEMS Technologies
San Jose, California, USA

D-L. Kwong

Institute of Microelectronics
Singapore

F. Roozeboom

Eindhoven University of Technology
and TNO Science and Industry
Eindhoven, The Netherlands

V. Narayanan

IBM TJ Watson Research Center
Yorktown Heights, New York, USA

H. Iwai

Tokyo Institute of Technology
Yokohama, Japan

M. C. Ozturk

North Carolina State University
Raleigh, North Carolina, USA

P. J. Timans

Mattson Technology
Fremont, California, USA

Sponsoring Divisions:



Electronics and Photonics



Dielectric Science & Technology



High Temperature Materials



Published by

The Electrochemical Society

65 South Main Street, Building D
Pennington, NJ 08534-2839, USA

tel 609 737 1902

fax 609 737 2743

www.electrochem.org

ecstransactions™

Vol. 28, No. 1

Copyright 2010 by The Electrochemical Society.
All rights reserved.

This book has been registered with Copyright Clearance Center.
For further information, please contact the Copyright Clearance Center,
Salem, Massachusetts.

Published by:

The Electrochemical Society
65 South Main Street
Pennington, New Jersey 08534-2839, USA

Telephone 609.737.1902
Fax 609.737.2743
e-mail: ecs@electrochem.org
Web: www.electrochem.org

ISSN 1938-6737 (online)
ISSN 1938-5862 (print)
ISSN 2151-2051 (cd-rom)

Printed in the United States of America.

ECS Transactions, Volume 28, Issue 1
Advanced Gate Stack, Source/Drain, and Channel Engineering for Si-Based CMOS 6:
New Materials, Processes, and Equipment

Table of Contents

Preface *iii*

Chapter 1
Plenary Session

(Invited) Silicon Photonics Technologies for Monolithic Electronic-Photonic Integrated Circuit 3
G. Lo, K. Ang, T. Liow, Q. Fang, J. Zhang, S. Zhu, J. Song, Y. Xiong, F. Ren, M. Yu and D. Kwong

Chapter 2
Channel and Source/Drain Engineering I

(Invited) Scaling FETs to 10 nm: Coulomb Effects, Source Starvation, and Virtual Source 15
M. V. Fischetti, S. Jin, T. Tang, P. Asbeck, Y. Taur, S. Laux, N. Sano and M. Rodwell

Cross-Sectional UV-Raman Measurement for Obtaining Two-Dimensional Channel Stress Profile in Extremely High-Performance pMOSFETs 27
H. Akamatsu, M. Takei, D. Kosemura, K. Nagata, S. Mayuzumi, S. Yamakawa, H. Wakabayashi and A. Ogura

Novel Noncontact Approach to Characterization of Mobility in Inversion Layers Using Corona Charging of Dielectric and SPV Monitoring of Sheet Resistance 33
J. Everaert, E. Rosseel, A. Meszaros, K. Kis-Szabo, P. Tutto, A. Pap, T. Pavelka, M. Wilson, A. Findlay, P. Edelman and J. Lagowski

Carrier Mobility Variations in Self-Aligned Germanium MOS Transistors 43
Y. Low, D. Tantraviwat, P. Rainey, P. Baine, D. W. McNeill, N. S. Mitchell, B. M. Armstrong and H. Gamble

Chapter 3 **Channel and Source/Drain Engineering II**

(Invited) Strained Si:C Using ClusterCarbon Implant <i>K. Sekar and W. Krull</i>	53
(Invited) Epitaxial Growth of Si:C Alloys: Process Development and Challenges <i>A. Dube, A. Chakravarti, R. Takalkar, J. Li, F. Yang, A. Madan, Z. Zhu, R. Loesing, R. Murphy, T. N. Adam, L. R. Black, J. R. Holt, E. C. Harley, M. W. Stoker, D. J. Schepis and X. Chen</i>	63
Investigation of the New Physical Model of Ohmic Contact for Future Nanoscale Contacts <i>Y. Takada, M. Muraguchi, T. Endoh, S. Nomura and K. Shiraishi</i>	73
(Invited) Advanced (Millisecond) Annealing in Silicon Based Semiconductor Manufacturing <i>S. Govindaraju, C. Shih, P. Ramanarayanan, Y. Lin and K. Knutson</i>	81
Advanced Source/Drain Engineering for MOSFETs: Schottky Barrier Height Tuning for Contact Resistance Reduction <i>Y. Yeo</i>	91

Chapter 4 **High-k / Metal Gate Stacks I**

Oxygen Transport in High-k Metal Gate Stacks and Physical Characterization by SIMS Using Isotopic Labeled Oxygen <i>M. J. Hopstaken, J. Bruley, D. Pfeiffer, M. Copel, M. M. Frank, E. Cartier, T. Ando and V. Narayanan</i>	105
(Invited) Ultimate EOT Scaling ($< 5\text{\AA}$) Using Hf-Based High- κ Gate Dielectrics and Impact on Carrier Mobility <i>T. Ando, M. M. Frank, K. Choi, C. Choi, J. Bruley, M. J. Hopstaken, R. Haight, M. Copel, H. Arimura, H. Watanabe and V. Narayanan</i>	115
Physical and Electrical Properties of MOCVD Grown HfZrO ₄ High-k Thin Films Deposited in a Production-Worthy 300 mm Deposition System <i>S. P. Consiglio, C. Wajda, G. Nakamura, R. Clark, S. Aoyama and G. Leusink</i>	125

(Invited) Innovative Deposition Technology for Advanced Materials <i>P. Baumann, M. Heuken, U. Weber, P. Lehnen, Y. Senzaki, J. Lindner, B. Lu, Z. Karim and B. Schineller</i>	137
Transformation of Crystalline Structure of HfO ₂ by La- or Y-Oxide Capping and Annealing <i>T. Suzuki, T. Matsuki, T. Morooka, M. Sato, J. Yugami, K. Ikeda and Y. Ohji</i>	145
(Invited) Rare Earth Materials for Semiconductor Applications <i>S. Van Elshocht, C. Adelman, M. Popovici, J. Swerts, A. Delabie, L. Nyns, X. Shi, H. Tielens, B. Brijs, G. Pourtois, T. Schram, D. Pierreux, J. Maes, A. Hardy, M. Van Bael and J. Kittl</i>	155
Impact of the Metal Gate on Carrier Transport in HK/MG Transistors <i>M. Cassé, X. Garros, L. Brunet and G. Reibold</i>	165

Chapter 5 High-k / Metal Gate Stacks II

(Invited) High Performance and Highly Uniform Metal Hi-K Gate-All-Around Silicon Nanowire MOSFETs <i>J. W. Sleight, S. Bangsaruntip, G. Cohen, A. Majumdar, Y. Zhang, S. Engelmann, N. Fuller, L. Gignac, S. Mittal, J. Newbury, T. Barwicz, M. M. Frank and M. Guillorn</i>	179
Investigation of Band Gap, Band Alignment and Bonding States of the (Tb _x Sc _{1-x}) ₂ O ₃ /Si System <i>I. Geppert, M. Eizenberg, N. Bojarczuk, L. Edge, M. Copel and S. Guha</i>	191
Electrical Characterization of ALD Al ₂ O ₃ and HfO ₂ Films on Germanium <i>D. Tantraviwat, Y. Low, P. Baine, N. S. Mitchell, D. W. McNeill, B. M. Armstrong and H. Gamble</i>	201
(Invited) Electrical and Physical Properties of High-k Gate Dielectrics on In _x Ga _{1-x} As <i>E. Vogel, A. Sonnet, R. Galatage, M. Milojevic, C. Hinkle and R. M. Wallace</i>	209
Effect of Ozone Concentration on Atomic Layer Deposited HfO ₂ on Si <i>K. Chung, T. Park, P. Sivasubramani, J. Kim and J. Ahn</i>	221
(Invited) Interface Investigation of ALD Dielectrics on III-N Substrates for RF, Mixed Signal and Power Applications <i>V. Misra, R. Suri and C. Kirkpatrick</i>	227

(NH ₄) ₂ S Passivation of High-k/In _{0.53} Ga _{0.47} As Interfaces: A Systematic Study of (NH ₄) ₂ S Concentration	231
<i>E. O'Connor, B. Brennan, R. Contreras, M. Milojevic, K. Cherkaoui, S. Monaghan, S. B. Newcomb, M. E. Pemble, G. Hughes, R. M. Wallace and P. K. Hurley</i>	

Chapter 6 Poster Session

Structural and Electrical Properties of High-k HoTiO ₃ Gate Dielectrics	241
<i>T. Pan, L. Yen, C. Hu and T. Chao</i>	
Influence of Postdeposition Annealing on Physical and Electrical Properties of High-k Yb ₂ TiO ₅ Gate Dielectrics	247
<i>T. Pan, L. Yen, C. Chiang and T. Chao</i>	
Nondestructive Characterization of Ge Content and Ge Depth Profile Variations in Si _{1-x} Ge _x /Si by Multiwavelength Raman Spectroscopy	253
<i>W. Yoo, T. Ueda, T. Ishigaki and K. Kang</i>	
Optical Characterization of Surface Profiles of Various Si _{1-x} Ge _x /Si Wafers Before and After Annealing Step	261
<i>W. Yoo, T. Ueda, T. Ishigaki and K. Kang</i>	
Hole-Trapping Mechanism and SILC of Dual-Layer nc-ITO Embedded ZrHfO High-k Nonvolatile Memories	269
<i>C. Lin, C. Yang and Y. Kuo</i>	
Electrical Extraction of One Dimensional MOSFET Doping Profiles by Threshold Voltage Measurement	277
<i>H. Park, K. Lee, H. Jeong, S. Kwon, K. Kim and B. Choi</i>	
Selective Epitaxial Growth of Silicon Layer Using Batch-Type Equipment for Vertical Diode Application to Next Generation Memories	281
<i>K. Lee, D. Yoo, Y. Yoo, J. Han, S. Kim, H. Jeong, C. Kang, J. Moon, H. Park, H. Jeong, K. Kim and B. Choi</i>	
Electrical Characterization of High-Pressure Reactive Sputtered Sc ₂ O ₃ Films on Silicon	287
<i>H. Castán, S. Dueñas, A. Gómez, H. García, L. Bailón, P. Feijoo, M. Toledano-Luque, A. del Prado, E. San Andrés and M. Lucía</i>	
Atomically Flattening Technology at 850°C for Si(100) Surface	299
<i>X. Li, T. Suwa, A. Teramoto, R. Kuroda, S. Sugawa and T. Ohmi</i>	

Investigation of the Interface Oxide of Al ₂ O ₃ /HfO ₂ and HfO ₂ /Al ₂ O ₃ Stacks on GaAs(100) Surfaces <i>Y. Cho, D. Suh, Y. Lee, D. Ko, K. Chung and M. Cho</i>	311
Impact of Work Function Optimized S/D Silicide Contact for High Current Drivability CMOS <i>Y. Nakao, R. Kuroda, H. Tanaka, T. Isogai, A. Teramoto, S. Sugawa and T. Ohmi</i>	315
Dependence of SOI Properties on Memory Characteristics in a Cap-Less Memory Cell <i>T. Shim, S. Kim, T. Kim and J. Park</i>	325
Dopant Transport in Tungsten Silicide Buried Layers for Application in SSOI <i>S. Liao, M. Bain, P. Baine, J. Montgomery, D. W. McNeill, B. M. Armstrong and H. Gamble</i>	331
Low Temperature Epitaxy of Si and SiGe Using Disilane Based Chemistry for Electronic Purposes <i>J. Damlencourt</i>	343
Analytical Characterization of ALD Thin Film Precursors <i>P. Clancy, L. S. Milstein, H. Gotts, D. Cowles, P. Chitrathorn, Z. Wan, L. Vanatta and Q. Bales</i>	349
SiO Emission and Incorporation in Silicon Oxidation Process Using Molecular Dynamics Method <i>N. Takahashi, T. Yamasaki and C. Kaneta</i>	361
Electron Tunneling Between Si Quantum Dots and Two Dimensional Electron Gas under Optical Excitation at Low Temperatures <i>Y. Sakurai, Y. Takada, J. Iwata, K. Shiraishi, S. Nomura, M. Muraguchi, T. Endoh, Y. Shigeta, M. Ikeda, K. Makihara and S. Miyazaki</i>	369
Hydrogen Implantation in Germanium <i>Y. Low, P. Rainey, R. Hurley, P. Baine, D. W. McNeill, N. S. Mitchell, H. Gamble and B. M. Armstrong</i>	375
Application of Atmospheric Plasma for Low Temperature Wafer Bonding <i>Y. Low, P. Rainey, P. Baine, J. Montgomery, N. S. Mitchell, D. W. McNeill, H. Gamble and B. M. Armstrong</i>	385
Effect of In Situ Hydrogen Annealing on Dielectric Property of a Low Temperature Silicon Nitride Layer in a Bottom-Gate Nanocrystalline Silicon TFT by Catalytic CVD <i>Y. Lee, K. Lee, J. Hwang, K. No and W. Hong</i>	395

Fabrication of High Electrical Performance NILC-TFTs Using FSG Buffer Layer <i>C. Chen, Y. Wu, T. Tung and H. Wu</i>	401
Improved Performance of MIC Poly-Si TFTs Using Driven-In Nickel Induced Crystallization with Cap SiO ₂ by F Implantation <i>M. Lai, Y. Wu, T. Tung and H. Wu</i>	405
Author Index	409