

2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC 2018)

**San Francisco, California, USA
24-28 June 2018**

Pages 1-514



**IEEE Catalog Number: CFP18DAC-POD
ISBN: 978-1-5386-4115-6**

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18DAC-POD
ISBN (Print-On-Demand):	978-1-5386-4115-6
ISBN (Online):	978-1-5386-4114-9
ISSN:	0738-100X

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com



Design Automation Conference 2018 Table of Contents

- 10.1** - Ensemble Learning for Effective Run-Time Hardware-Based Malware Detection: A Comprehensive Analysis and Classification.....1
Hossein Sayadi, Nisarg Patel, Sai Manoj Pudukotai Dinakarrao, Avesta Sasan, Setareh Rafatirad, Houman Homayoun
- 10.2** - DeepSecure: Scalable Provably-Secure Deep Learning.....7
Bitu Darvish Rouhani, M. Sadegh Riazi, Farinaz Koushanfar
- 10.3** - DWE: Decrypting Learning with Errors with Errors.....13
Song Bian, Masayuki Hiromoto, Takashi Sato
- 10.4** - Reverse Engineering Convolutional Neural Networks Through Side-channel Information Leaks.....19
Weizhe Hua, Zhiru Zhang, G. Edward Suh
- 11.1** - OFTL: Ordering-Aware FTL for Maximizing Performance of the Journaling File System.....25
Daekyu Park, Dong Hyun Kang, Young Ik Eom
- 11.2** - LAWN: Boosting the Performance of NVMM File System through Reducing Write Amplification.....31
Chundong Wang, Sudipta Chattopadhyay
- 11.3** - FastGC: Accelerate Garbage Collection via an Efficient Copyback-Based Data Migration in SSDs.....37
Fei Wu, Jiaona Zhou, Shunzhuo Wang, Yajuan Du, Chengmo Yang, Changsheng Xie
- 11.4** - Dynamic Management of Key States for Reinforcement Learning-Assisted Garbage Collection to Reduce Long Tail Latency in SSD.....43
Wonkyung Kang, Sungjoo Yoo
- 12.1** - WB-Trees: A Topological Representation for FinFET-Based Analog Layout Designs.....49
Yu-Sheng Lu, Yu-Hsuan Chang, Yao-Wen Chang
- 12.2** - Analog Placement with Current Flow and Symmetry Constraints using PCP-SP.....55
Abhishek Patyal, Po-Cheng Pan, Asha K A, Hung-Ming Chen, Hao-Yu Chi, Chien-Nan Liu
- 12.3** - Multi-Objective Bayesian Optimization for Analog/RF Circuit Synthesis.....61
Wenlong Lyu, Fan Yang, Changhao Yan, Dian Zhou, Xuan Zeng, Wei Cai
- 12.4** - Calibrating Process Variation at System Level with In-Situ Low-Precision Transfer Learning for Analog Neural Network Processors.....67
Kaige Jia, Zheyu Liu, Qi Wei, Fei Qiao, Xinjun Liu, Yi Yang, Hua Fan, Huazhong Yang
- 13.1** - Negative Capacitance Transistors.....N/A
Sayeef Salahuddin
- 13.2** - Negative Capacitance FETs and Other Ferroelectric Devices in Advanced Technology Nodes.....N/A
Zoran Krivokapic



Design Automation Conference 2018 Table of Contents

13.3 - Beyond Logic Applications for Ferroelectric Field Effect Transistors.....N/A

Michael Niemier

14.1 - DPS: Dynamic Precision Scaling for Stochastic Computing-Based Deep Neural Networks.....73

Hyeonuk Sim, Saken Kenzhegulov, Jongeun Lee

14.2 - DyHard-DNN: Even More DNN Acceleration With Dynamic Hardware Reconfiguration.....79

Mateja Putic, Swagath Venkataramani, Schuyler Eldridge, Alper Buyuktosunoglu, Mircea Stan, Pradip Bose

14.3 - Exploring the Programmability for Deep Learning Processors: from Architecture to Tensorization.....85

Chixiao Chen, Huwan Peng, Xindi Liu, Hongwei Ding, C.-J. Richard Shi

14.4 - LCP: Layer Clusters Paralleling Mapping Mechanism for Accelerating Inception and Residual Networks on FPGA.....91

Xinhan Lin, Shouyi Yin, Fengbin Tu, Leibo Liu, Xiangyu Li, Shaojun Wei

15.1 - Memory Characterization for Mobile Workloads.....N/A

Daehyun Kim

15.2 - Memory-centric Accelerators in High-performance Systems.....N/A

Nuwan Jayasena

15.3 - Energy-Efficient DRAM for High-bandwidth Applications.....N/A

Mike O'Connor

19.1 - Ares: A Framework for Quantifying the Resilience of Deep Neural Networks.....97

Brandon Reagen, Udit Gupta, Lillian Pentecost, Paul N Whatmough, Sae Kyu Lee, Niamh Mulholland, Gu-Yeon Wei, David Brooks

19.2 - DeepN-JPEG: A Deep Neural Network Favorable JPEG-based Image Compression Framework.....103

Zihao Liu, Tao Liu, Wujie Wen, Lei Jiang, Jie Xu, Yanzhi Wang, Gang Quan

19.3 - ThUnderVolt: Enabling Aggressive Voltage Underscaling and Timing Error Resilience for Energy Efficient Deep Learning Accelerators.....109

Jeff Zhang, Kartheek Rangineni, Zahra Ghodsi, Siddharth Garg

19.4 - Loom: Exploiting Weight and Activation Precisions to Accelerate Convolutional Neural Networks.....115

Sayeh Sharifymoghaddam, Alberto Delmas Lascorz, Patrick Judd, Andreas Moshovos

20.1 - Parallelizing SRAM Arrays with Customized Bit-Cell for Binary Neural Networks.....121

Rui Liu, Xiaochen Peng, Xiaoyu Sun, Win-San Khwa, Xin Si, Jia-Jing Chen, Jia-Fang Li, Meng-Fan Chang, Shimeng Yu

20.2 - An Ultra-Low Energy Internally Analog, Externally Digital Vector-Matrix Multiplier Circuit Based on NOR Flash Memory Technology.....127

Mohammad R Mahmoodi, Dmitri Strukov



Design Automation Conference 2018 Table of Contents

20.3 - Coding Approach for Low-Power 3D Interconnects.....133

Lennart J Bamberg, Robert Schmidt, Alberto García-Ortiz

20.4 - A Novel 3D DRAM Memory Cube Architecture for Space Applications.....139

Anthony D Agnesina, Amanvir S Sidana, James Yamaguchi, Christian Krutzik, John Carson, Jean Yang-Scharlotta, Sung Kyu Lim

21.1 - A General Graph Based Pessimism Reduction Framework for Design Optimization of Timing Closure.....145

Fulin Peng, Changhao Yan, Chunyang Feng, Jianquan Zheng, Sheng-Guo Wang, Dian Zhou, Xuan Zeng

21.2 - VirtualSync: Timing Optimization by Synchronizing Logic Waves with Sequential and Combinational Components as Delay Units.....151

Li Zhang, Bing Li, Masanori Hashimoto, Ulf Schlichtmann

21.3 - Noise-Aware DVFS Transition Sequence Optimization for Battery-Powered IoT Devices.....157

Shaoheng Luo, Cheng Zhuo, Houle Gan

21.4 - Accurate Processor-Level Wirelength Distribution Model for Technology Pathfinding Using a Modernized Interpretation of Rent's Rule.....163

Divya Prasad, Saurabh Sinha, Brian Cline, Steve Moore, Azad Naeemi

22.1 - Semi-automatic Safety Analysis and Optimization.....169

Peter Munk, Andreas Abele, Arne Nordmann, Eike Thaden, Rakshith Amarnath, Markus Schweizer, Simon Burton

22.2 - Reasoning about Safety of Learning-enabled Components in Autonomous Cyber-physical Systems.....175

Cumhur Erkan Tuncali, James P Kapinski, Hisahiro Ito, Jyotirmoy Deshmukh

22.3 - Runtime Monitoring for Safety of Intelligent Vehicles.....181

Kosuke Watanabe, Eunsuk Kang, Chung-Wei Lin, Shinichi Shiraishi

23.1 - Revisiting Context-Based Authentication in IoT.....187

Markus Miettinen, Thien Duc Nguyen, N. Asokan, Ahmad-Reza Sadeghi

23.2 - MAXelerator: FPGA Accelerator for Privacy Preserving Multiply-Accumulate (MAC) on Cloud Servers.....193

Siam Umar Hussain, Bitu Darvish Rouhani, Mohammad Ghasemzadeh, Farinaz Koushanfar

23.3 - Hypernel: A Hardware-Assisted Framework for Kernel Protection Without Nested Paging.....199

Donghyun Kwon, Kuenwhae Oh, Junmo Park, Seungyong Yang, Yeongpil Cho, Brent Byunghoon Kang, Yunheung Paek

23.4 - Reducing the Overhead of Authenticated Memory Encryption Using Delta Encoding and ECC Memory.....205

Salessawi Ferede Yitbarek, Todd Austin

24.1 - Reducing Time and Effort in IC Implementation: A Roadmap of Challenges and Solutions.....211

Andrew Kahng



Design Automation Conference 2018 Table of Contents

- 24.2** - Efficient Reinforcement Learning for Automating Human Decision-Making in SoC Design.....217
Shankar Sadasivam, Rajeev Jain, Zhuo Chen, Jinwon Lee
- 24.3** - Machine-learning Opportunities in Design Automation.....N/A
Mayukh Bhattacharya
- 28.1** - Compensated-DNN: Energy Efficient Low-Precision Deep Neural Networks by Compensating Quantization Errors.....223
Shubham Jain, Swagath Venkataramani, Vijayalakshmi Srinivasan, Jungwook Choi, Pierce I Chuang, Leland Chang
- 28.2** - Thermal-Aware Optimizations of ReRAM-Based Neuromorphic Computing Systems.....229
Majed Valad Beigi, Gokhan Memik
- 28.3** - Compiler-Guided Instruction-Level Clock Scheduling for Timing Speculative Processors.....235
Yuanbo Fan, Tianyu Jia, Jie Gu, Simone Campanoni, Russ Joseph
- 28.4** - SRAM Based Opportunistic Energy Efficiency Improvement in Dual-Supply Near-Threshold Processors.....241
Yunfei Gu, Dengxue Yan, Vaibhav Verma, Mircea Stan, Xuan Zhang
- 28.5** - Enhancing Workload-Dependent Voltage Scaling for Energy-Efficient, Ultra-Low-Power Embedded Systems.....247
Veni Mohan, Akhilesh Iyer, John Sartori
- 28.6** - Efficient and Reliable Power Delivery in Voltage-Stacked Manycore System with Hybrid Charge-Recycling Regulators.....253
An Zou, Jingwen Leng, Xin He, Yazhou Zu, Vijay Janapa Reddi, Xuan Zhang
- 29.1** - Exact Algorithms for Delay-Bounded Steiner Arborescences.....259
Stephan Held, Benjamin M Rockel
- 29.2** - Efficient Multi-Layer Obstacle-Avoiding Region-to-Region Rectilinear Steiner Tree Construction.....265
Run-Yi Wang, Chia-Cheng Pai, Jun-Jie Wang, Hsiang-Ting Wen, Yu-Cheng Pai, Yao-Wen Chang, James CM Li, Jie-Hong (Roland) Jiang
- 29.3** - Obstacle-Avoiding Open-Net Connector with Precise Shortest Distance Estimation.....271
Guan-Qi Fang, Yong Zhong, Yi-Hao Cheng, Shao-Yun Fang
- 29.4** - COSAT: Congestion, Obstacle, and Slew Aware Tree Construction for Multiple Power Domain Design.....277
Chien-Pang Lu, Iris Hui-Ru Jiang
- 29.5** - A Machine Learning Framework to Identify Detailed Routing Short Violations from a Placed Netlist.....283
Aysa Fakheri Tabrizi, Nima Karimpour Darav, Shuchang Xu, Logan Rakai, Ismail Bustany, Andrew Kennings, Laleh Behjat
- 29.6** - DSA-Friendly Detailed Routing Considering Double Patterning and DSA Template Assignments.....289
Hai-Juan Yu, Yao-Wen Chang



Design Automation Conference 2018 Table of Contents

31.1 - Developing Synthesis Flows Without Human Knowledge.....295

Cunxi Yu, Houping Xiao, Giovanni De Micheli

31.2 - Efficient Computation of ECO Patch Functions.....301

Ai Quoc Dao, Nian-Ze Lee, Li-Cheng Chen, Mark Po-Hung Lin, Jie-Hong Roland Jiang, Alan Mishchenko, Robert Brayton

31.3 - Canonical Computation Without Canonical Representation.....307

Alan Mishchenko, Robert K Brayton, Ana Petkovska, Mathias Soeken, Luca Amarù, Antun Domic

31.4 - SAT Based Exact Synthesis Using DAG Topology Families.....313

Winston J Haaswijk, Alan Mishchenko, Mathias Soeken, Giovanni De Micheli

31.5 - Efficient Batch Statistical Error Estimation for Iterative Multi-Level Approximate Logic Synthesis.....319

Sanbao Su, Yi Wu, Weikang Qian

31.6 - BLASYS: Approximate Logic Synthesis Using Boolean Matrix Factorization.....325

Soheil Hashemi, Hokchhay Tann, Sherief Reda

36.1 - Optimized I/O Determinism for Emerging NVM-Based NVMe SSD in an Enterprise System.....331

Seonbong Kim, Joon-Sung Yang

36.2 - Improving Runtime Performance of Deduplication System With Host-Managed SMR Storage Drives.....337

Chun-Feng Wu, Ming-Chang Yang, Yuan-Hao Chang

36.3 - Wear Leveling for Crossbar Resistive Memory.....343

Wen Wen, Youtao Zhang, Jun Yang

36.4 - RADAR: A 3D-ReRAM Based DNA Alignment Accelerator Architecture.....349

Wenqin Huangfu, Shuangchen Li, Xing Hu, Yuan Xie

37.1 - Mamba: Closing the Performance Gap in Productive Hardware Design Frameworks.....355

Shunning Jiang, Berkin Ilbeyi, Christopher Batten

37.2 - ACED: A Hardware Library for Generating DSP Systems.....361

Angie Wang, Paul Rigge, Adam M Izraelevitz, Chick W Markley, Jonathan Bachrach, Borivoje Nikolić

37.3 - PARM: Power Supply Noise Aware Resource Management for NoC based Multicore Systems in the Dark Silicon Era.....367

Venkata Yaswanth Raparti, Sudeep Pasricha

37.4 - Aging-Constrained Performance Optimization for Multi Cores.....373

Heba Khdr, Hussam Amrouch, Jörg Henkel

38.1 - A Measurement System for Capacitive PUF-Based Security Enclosures.....379

Johannes Obermaier, Vincent Immler, Matthias Hiller, Georg Sigl



Design Automation Conference 2018 Table of Contents

38.2 - It's Hammer Time: How to Attack (Rowhammer-Based) DRAM-PUFs.....385

Shaza Zeitouni, David Gens, Ahmad-Reza Sadeghi

38.3 - CamPUF: Physically Unclonable Function Based on CMOS Image Sensor Fixed Pattern Noise.....391

Younghyun Kim, Yongwoo Lee

38.4 - Tamper-Resistant Pin-Constrained Digital Microfluidic Biochips.....397

Jack Tang, Mohamed S Ibrahim, Krishnendu Chakrabarty, Ramesh Karri

39.1 - Verification of Deep Neural Networks with SMT.....N/A

Clark Barrett

39.2 - Formal Methods for Deep Learning.....N/A

Sanjit Seshia

39.3 - Automated Systematic Testing of Deep Learning Systems.....N/A

Suman Jana

40.1 - Approximation-Aware Coordinated Power/Performance Management for Heterogeneous Multi-Cores.....403

Anil Kanduri, Antonio Miele, Amir M. Rahmani, Pasi Liljeberg, Cristiana Bolchini, Nikil Dutt

40.2 - QoS-Aware Stochastic Power Management for Many-Cores.....409

Anuj Pathania, Heba Khdr, Muhammad Shafique, Tulika Mitra, Jörg Henkel

40.3 - Employing Classification-Based Algorithms for General-Purpose Approximate Computing.....415

Geraldo Francisco De Oliveira Junior, Larissa Rozales Gonçalves, Marcelo Brandalero, Antonio Carlos Schneider Beck, Luigi Carro

40.4 - Using Imprecise Computing for Improved Non-Preemptive Real-Time Scheduling.....421

Lin Huang, Youmeng Li, Sachin S Sapatnekar, Jiang Hu

41.1 - A Modular Digital VLSI Flow for High-productivity SoC Design.....427

Brucek Khailany, Evgeni Krimer, Rangharajan Venkatesan, Jason Clemons, Joel Emer, Matthew Fojtik, Alicia Klinefelter, Michael Pellauer, Nathaniel Pinckney, Yakun Sophia Shao, Shreesha Srinath, Christopher Torng, Sam (Likun) Xi, Yanqing Zhang, Brian Zimmer

41.2 - Enabling Generator-Based Design.....N/A

Elad Alon

41.3 - BaseJump STL: SystemVerilog Needs a Standard Template Library for Hardware Design.....433

Michael Taylor

45.1 - TRIG: Hardware Accelerator for Inference-Based Applications and Experimental Demonstration Using Carbon Nanotube FETs.....439

Gage Hills, Daniel Bankman, Bert Moons, Lita Yang, Jake Hillard, Alex B Kahng, Rebecca Park, Marian Verhelst, Boris Murmann, Max Shulaker, H.-S. Philip Wong, Subhasish Mitra



Design Automation Conference 2018 Table of Contents

- 45.2** - OPERON: Optical-Electrical Power-Efficient Route Synthesis for On-Chip Signals.....449
Derong Liu, Zheng Zhao, Zheng Wang, Zhoufeng Ying, Ray Chen, David Z. Pan
- 45.3** - Soft-FET: Phase Transition Material Assisted Soft Switching Field Effect Transistor for Supply Voltage Droop Mitigation.....455
Sai Subrahmanya Teja Nibhanupudi, Jaydeep Kulkarni
- 45.4** - Ultralow Power Acoustic Feature-Scoring Using Gaussian I-V Transistors.....461
Amit Trivedi, Ahish Shylendra
- 46.1** - Test Cost Reduction for X-Value Elimination By Scan Slice Correlation Analysis.....467
Hyunsu Chae, Joon-Sung Yang
- 46.2** - Cross-Layer Fault Space Pruning for Hardware-Assisted Fault Injection.....473
Christian Dietrich, Achim Schmider, Oskar Pusz, Guillermo Payá Vayá, Daniel Lohmann
- 46.3** - A Machine Learning Based Hard Fault Recuperation Model for Approximate Hardware Accelerators.....479
Farah N Taher, Joseph Callenes-Sloan, Benjamin Carrion Schafer
- 47.1** - SOTERIA: Exploiting Process Variations to Enhance Hardware Security With Photonic NoC Architectures.....485
Sai Vineel Reddy Chittamuru, Ishan Thakkar, Varun Bhat, Sudeep Pasricha
- 47.2** - LEAD: Learning-Enabled Energy-Aware Dynamic Voltage/Frequency Scaling in NoCs.....491
Mark Clark, Avinash Kodi, Razvan Bunescu, Ahmed Louri
- 47.3** - Subutai: Distributed Synchronization Primitives in NoC Interfaces for Legacy Parallel-Applications.....497
Rodrigo C Cataldo, Ramon C Fernandes, Kevin J Martin, Johanna Sepulveda, Altamiro A Susin, César Augusto M Marcon, Jean-Philippe Diquet
- 47.4** - Packet Pump: Overcoming Network Bottleneck in On-Chip Interconnects for GPGPUs.....503
Xianwei Cheng, Yang Zhao, Hui Zhao, Yuan Xie
- 49.1** - STASH: SecuriTy Architecture for Smart Hybrid Memories.....509
Shivam Swami, Joydeep Rakshit, Kartik Mohanram
- 49.2** - ACME: Advanced Counter Mode Encryption for Secure Non-Volatile Memories.....515
Shivam Swami, Kartik Mohanram
- 49.3** - CASTLE: Compression Architecture for Secure Low Latency, Low Energy, High Endurance NVMs.....521
Poovalah M Palangappa, Kartik Mohanram
- 49.4** - A Collaborative Defense against Wearout Attacks in Non-Volatile Processors.....527
Patrick T Cronin, Chengmo Yang, Yongpan Liu
- 50.1** - IoT in SmartAg: Technology Applied to the Agro-food Supply Chain.....N/A
John P. Verboncoeur



Design Automation Conference 2018 Table of Contents

50.2 - Protecting the Supply Chain for Automotives and IoTs.....533

Sandip Ray, Wen Chen, Rosario Cammarota

50.3 - Reconciling Remote Attestation and Safety-Critical Operation of Simple IoT Devices.....537

Xavier Carpent, Karim Eldefrawy, Norrathep Rattanaivanon, Ahmad-Reza Sadeghi, Gene Tsudik

54.1 - Formal Security Verification of Concurrent Firmware in SoCs using Instruction-Level Abstraction for Hardware.....543

Bo-Yuan Huang, Sayak Ray, Aarti Gupta, Jason M Fung, Sharad Malik

54.2 - Application Level Hardware Tracing for Scaling Post-Silicon Debug.....549

Debjit Pal, Abhishek Sharma, Sandip Ray, Flavio M de Paula, Shobha Vasudevan

54.3 - Specification-Driven Automated Conformance Checking for Virtual Prototype and Post-Silicon Designs.....555

Haifeng Gu, Mingsong Chen, Tongquan Wei, Li Lei, Fei Xie

54.4 - Formal Micro-Architectural Analysis of On-Chip Ring Networks.....561

Perry van Wesel, Julien Schmaltz

54.5 - HFMV: Hybridizing Formal Methods and Machine Learning for Verification of Analog and Mixed-Signal Circuits.....567

Hanbin Hu, Qingran Zheng, Ya Wang, Peng Li

54.6 - Cost-Aware Patch Generation for Multi-Target Function Rectification in Engineering Change Orders.....573

He-Teng Zhang, Jie-Hong (Roland) Jiang

55.1 - Modelling Multicore Contention on the AURIX(TM) TC27x.....579

Enrique Diaz, Enrico Mezzetti, Leonidas Kosmidis, Jaume Abella, Francisco J Cazorla

55.2 - Cache Side-Channel Attacks and Time-Predictability in High-Performance Critical Real-Time Systems.....585

David Trilla, Carles Hernandez, Jaume Abella, Francisco J Cazorla

55.3 - Cross-Layer Dependency Analysis with Timing Dependence Graphs.....591

Mischa Möstl, Rolf Ernst

55.4 - Brook Auto: High-Level Certification-Friendly Programming for GPU-Powered Automotive Systems.....597

Matina Maria Trompouki, Leonidas Kosmidis

55.5 - Dynamic Vehicle Software with AUTOCONT.....603

Christine Jakobs, Peter Tröger, Matthias Werner, Philipp Mundhenk, Karsten Schmidt

55.6 - Automated Interpretation and Reduction of In-Vehicle Network Traces at a Large Scale.....609

Artur Mrowca, Thomas Pramsohler, Sebastian Steinhorst, Uwe Baumgarten



Design Automation Conference 2018 Table of Contents

56.1 - AtomLayer: A Universal ReRAM-Based CNN Accelerator with Atomic Layer Computation.....615

Ximing Qiao, Xiong Cao, Huanrui Yang, Linghao Song, Hai Li

56.2 - Towards Accurate and High-Speed Spiking Neuromorphic Systems with Data Quantization-Aware Deep Networks.....621

Fuqiang Liu, Chenchen Liu

56.3 - CMP-PIM: An Energy-Efficient Comparator-Based Processing-In-Memory Neural Network Accelerator.....627

Shaahin Angizi, Zhezhi He, Adnan Siraj Rakin, Deliang Fan

56.4 - SNrram: An Efficient Sparse Neural Network Computation Architecture Based on Resistive Random-Access Memory.....633

Peiqi Wang, Yu Ji, Chi Hong, Yongqiang Lyu, Dongsheng Wang, Yuan Xie

56.5 - Long Live TIME: Improving Lifetime for Training-In-Memory Engines by Structured Gradient Sparsification.....639

Yi Cai, Yujun Lin, Lixue Xia, Xiaoming Chen, Song Han, Yu Wang, Huazhong Yang

56.6 - Hierarchical Hyperdimensional Computing for Energy Efficient Classification.....645

Mohsen Imani, Chenyu Huang, Deqian Kong, Tajana Simunić Rosing

58.1 - Dadu-P: A Scalable Accelerator for Robot Motion Planning in a Dynamic Environment.....651

Shiqi Lian, Yinhe Han, Xiaoming Chen, Ying Wang, Hang Xiao

58.2 - Data Prediction for Response Flows in Packet Processing Cache.....657

Hayato Yamaki, Hiroaki Nishi, Shinobu Miwa, Hiroki Honda

58.3 - PULP-HD: Accelerating Brain-Inspired High-Dimensional Computing on a Parallel Ultra-Low Power Platform.....663

Fabio Montagna, Abbas Rahimi, Simone Benatti, Davide Rossi, Luca Benini

58.4 - Active Forwarding: Eliminate IOMMU Address Translation for Accelerator-Rich Architectures.....669

Hsueh-Chun Fu, Po-Han Wang, Chia-Lin Yang

58.5 - SARA: Self-Aware Resource Allocation for Heterogeneous MPSoCs.....675

Yang Song, Olivier Alavoine, Bill Lin

58.6 - PEP: Proactive Checkpointing for Efficient Preemption on GPUs.....681

Chen Li, Andrew Zigerelli, Jun Yang, Yang Guo

63.1 - FMMU: A Hardware-Accelerated Flash Map Management Unit for Scalable Performance of Flash-Based SSDs.....687

Yeong-Jae Woo, Sheayun Lee, Sang Lyul Min

63.2 - Minimizing Write Amplification to Enhance Lifetime of Large-Page Flash-Memory Storage Devices.....693

Wei-Lin Wang, Tseng-Yi Chen, Yuan-Hao Chang, Hsin-Wen Wei, Wei-Kuan Shih



Design Automation Conference 2018 Table of Contents

- 63.3** - Proactive Channel Adjustment to Improve Polar Code Capability for Flash Storage Devices.....699
Kun-Cheng Hsu, Che-Wei Tsao, Yuan-Hao Chang, Tei-Wei Kuo, Yu-Ming Huang
- 63.4** - Achieving Defect-Free Multilevel 3D Flash Memories with One-Shot Program Design.....705
Chien-Chung Ho, Yung-Chun Li, Yuan-Hao Chang, Yu-Ming Chang
- 64.1** - Power-Based Side-Channel Instruction-Level Disassembler.....711
Jungmin Park, Xiaolin Xu, Yier Jin, Domenic Forte, Mark Tehranipoor
- 64.2** - Side-Channel Security of Superscalar CPUs: Evaluating the Impact of Micro-Architectural Features.....717
Alessandro Barengi, Gerardo Pelosi
- 64.3** - Electro-Magnetic Analysis of GPU-Based AES Implementation.....723
Yiwen Gao, Hailong Zhang, Wei Cheng, Yongbin Zhou, Yuchen Cao
- 64.4** - GPU Obfuscation: Attack and Defense Strategies.....729
Abhishek Chakraborty, Yang Xie, Ankur Srivastava
- 65.1** - Measurement-Based Cache Representativeness on Multipath Programs.....735
Suzana Milutinovic, Jaume Abella, Enrico Mezzetti, Francisco J Cazorla
- 65.2** - Resource-Aware Partitioned Scheduling for Heterogeneous Multicore Real-Time Systems.....741
Jianjun Han, Wen Cai, Dakai Zhu
- 65.3** - Response-Time Analysis of DAG Tasks Supporting Heterogeneous Computing.....747
Maria A. Serrano, Eduardo Quiñones
- 65.4** - Duet: An OLED & GPU Co-Management Scheme for Dynamic Resolution Adaptation.....753
Han-Yi Lin, Chia-Chun Hung, Pi-Cheng Hsiu, Tei-Wei Kuo
- 66.1** - Large Scale Integrated Circuit Reverse Engineering Below 14 nm. Motivation, Challenges, and Opportunities.....N/A
Chris Pawlowicz
- 66.2** - Fully Automated Plasma FIB IC Deprocessing and Reverse Engineering.....N/A
Edward Principe, Navid Asadi, Michael DiBattista, Nicolas Piche
- 66.3** - Semi-invasive Physical Attacks from IC Backside and Possible Countermeasures.....N/A
Shahin Tajik, Jean-Pierre Seifert, Christian Bolt
- 67.1** - RAMP: Resource-Aware Mapping for CGRAs.....759
Shail Dave, Mahesh Balasubramanian, Aviral Shrivastava
- 67.2** - An Architecture-Agnostic Integer Linear Programming Approach to CGRA Mapping.....765
S. Alexander Chin, Jason H Anderson



Design Automation Conference 2018 Table of Contents

67.3 - DNestMap: Mapping Deeply-Nested Loops on Ultra-Low Power CGRAs.....771

Manupa Karunaratne, Cheng Tan, Aditi Kulkarni Mohite, Tulika Mitra, Li-Shiuan Peh

67.4 - Locality-Aware Memory Assignment and Tiling.....777

Samuel Rogers, Hamed Tabkhi

68.1 - GAN-OPC: Mask Optimization with Lithography-Guided Generative Adversarial Nets.....783

Haoyu Yang, Shuhe Li, Yuzhe Ma, Bei Yu, Evangeline Young

68.2 - An Efficient Bayesian Yield Estimation Method for High Dimensional and High Sigma SRAM Circuits.....789

Jinyuan Zhai, Changhao Yan, Sheng-Guo Wang, Dian Zhou

68.3 - RAIN: A Tool for Reliability Assessment of Interconnect Networks—Physics to Software.....795

Ali Abbasinasab, Malgorzata Marek-Sadowska

68.4 - A Fast and Robust Failure Analysis of Memory Circuits Using Adaptive Importance Sampling Method.....801

Xiao Shi, Fengyuan Liu, Yang Jun, Lei He

69.1 - SpWA: An Efficient Sparse Winograd Convolutional Neural Networks Accelerator on FPGAs.....807

Liqiang Lu, Yun Liang

69.2 - Efficient Winograd-Based Convolution Kernel Implementation on Edge Devices.....813

Athanasios Xygkis, Lazaros Papadopoulos, David M Moloney, Dimitrios Soudris, Sofiane Yous

69.3 - An Efficient Kernel Transformation Architecture for Binary- and Ternary-Weight Neural Network Inference.....819

Shixuan Zheng, Shouyi Yin, Yonggang Liu, Leibo Liu, Shaojun Wei

69.4 - Content Addressable Memory Based Binarized Neural Network Accelerator Using Time-Domain Signal Processing.....825

Woong Choi, Kwanghyo Jeong, Kyungrak Choi, Kyeongho Lee, Jongsun Park

70.1 - A Security Vulnerability Analysis of SoCFPGA Architectures.....831

Sumanta Chaudhuri

70.2 - Raise Your Game for Split Manufacturing: Restoring the True Functionality Through BEOL.....837

Satwik Patnaik, Mohammed Ashraf, Johann Knechtel, Ozgur Sinanoglu

70.3 - Analysis of Security of Split Manufacturing Using Machine Learning.....843

Boyu Zhang, Jonathon Magana, Azadeh Davoodi

70.4 - Inducing Local Timing Fault Through EM Injection.....849

Marjan Ghodrati, Bilgiday Yuce, Surabhi Gujar, Chinmay Deshpande, Leyla Nazhandali, Patrick Schaumont



Design Automation Conference 2018 Table of Contents

71.1 - Identifying Implicit Assumptions to Facilitate Validation in Medical Cyber-Physical System.....855

Zhicheng Fu, Zhao Wang, Chunhui Guo, Zhenyu Zhang, Shangping Ren, Lui Sha

71.2 - TMA: An Efficient Timestamp-Based Monitoring Approach to Test Timing Constraints of Cyber-Physical Systems.....861

Mohammadreza Mehrabian, Mohammad Khayatian, Ahmed Mousa, Aviral Shrivastava, Ya-Shian Li-Baboud, Patricia Derler, Edward Griffor, Hugo A Andrade, Marc Weiss, John Eidson, Dhananjay Anand

71.3 - Runtime Adjustment of IoT SoCs for Minimum Energy Operation.....867

Mohammad Saber Golanbari, Mehdi B. Tahoori

71.4 - Edge-Cloud Collaborative Processing for Intelligent Internet of Things: A Case Study on Smart Surveillance.....873

Burhan A Mudassar, Jong Hwan Ko, Saibal Mukhopadhyay

72.1 - Co-designing for AI: Thinking About Deep Learning at the Systems Level.....N/A

Amir Khosrowshahi

72.2 - Bandwidth-Efficient Deep Learning.....879

Song Han, William Dally

72.3 - Co-Design of Deep Neural Nets and Neural Net Accelerators for Embedded Vision Applications.....885

Alon Amid, Amir Gholami, Kiseok Kwon, Bichen Wu, Krste Asanovic, Kurt Keutzer

73.1 - Generalized Augmented Lagrangian and Its Applications to VLSI Global Placement.....891

Ziran Zhu, Jianli Chen, Zheng Peng, Wenxing Zhu, Yao-Wen Chang

73.2 - Routability-Driven and Fence-Aware Legalization for Mixed-Cell-Height Circuits.....897

Haocheng Li, Wing-Kai Chow, Gengjie CHEN, Evangeline Young, Bei Yu

73.3 - PlanarONoC: Concurrent Placement and Routing Considering Crossing Minimization for Optical Networks-on-Chip.....903

Yu-Kai Chuang, Kuan-Jung Chen, Kun-Lin Lin, Shao-Yun Fang, Bing Li, Ulf Schlichtmann

73.4 - Similarity-Aware Spectral Sparsification by Edge Filtering.....909

Zhuo Feng

74.1 - S2FA: An Accelerator Automation Framework for Heterogeneous Computing in Datacenters.....915

Cody Hao Yu, Peng Wei, Max Grossman, Peng Zhang, Vivek Sarkar, Jason Cong

74.2 - Automated Accelerator Generation and Optimization with Composable, Parallel and Pipeline Architecture.....921

Jason Cong, Peng Wei, Cody Hao Yu, Peng Zhang

74.3 - TAO: Techniques for Algorithm-Level Obfuscation During High-Level Synthesis.....927

Christian Pilato, Francesco Regazzoni, Ramesh Karri, Siddharth Garg



Design Automation Conference 2018 Table of Contents

- 74.4** - Parallelizing Non-Stencil Memory Accesses Through Coloring Weighted Conflict Graphs.....933
Mingjie Lin, Juan Escobedo
- 75.1** - SMApplib: Library of FPGA-Based Approximate Multipliers.....939
Salim Ullah, Sanjeev S Murthy, Akash Kumar
- 75.2** - Sign-Magnitude SC: Getting 10X Accuracy for Free in Stochastic Computing for Deep Neural Networks.....945
Aidyn Zhakatayev, Sugil Lee, Hyeonuk Sim, Jongeun Lee
- 75.3** - Area-Optimized Low-Latency Approximate Multipliers for FPGA-Based Hardware Accelerators.....951
Salim Ullah, Semeen Rehman, Bharath Srinivas Prabakaran, Florian Kriebel, Muhammad Abdullah Hanif, Muhammad Shafique, Akash Kumar
- 75.4** - Approximate On-the-Fly Coarse-Grained Reconfigurable Acceleration for General-Purpose Applications.....957
Marcelo Brandalero, Luigi Carro, Antonio Carlos Schneider Beck, Muhammad Shafique
- 75.5** - LEMAX: Learning-based Energy Consumption Minimization in Approximate Computing with Quality Guarantee.....963
Vahideh Akhlaghi, Sicun Gao, Rajesh K Gupta
- 76.1** - PIMA-Logic: A Novel Processing-in-Memory Architecture for Highly Flexible and Energy-Efficient Logic Computation.....969
Shaahin Angizi, Zhezhi He, Deliang Fan
- 76.2** - Columba S: A Scalable Co-Layout Design Automation Tool for Microfluidic Large-Scale Integration.....975
Tsun-Ming Tseng, Mengchu Li, Daniel N Freitas, Amy Mongersun, Ismail Emre Araci, Tsung-Yi Ho, Ulf Schlichtmann
- 76.3** - Design-For-Testability for Continuous-Flow Microfluidic Biochips.....981
Chunfeng Liu, Bing Li, Tsung-Yi Ho, Krishnendu Chakrabarty, Ulf Schlichtmann
- 76.4** - Design and Architectural Co-Optimization of Monolithic 3D Liquid State Machine-Based Neuromorphic Processor.....987
Bon Woong Ku, Yu Liu, Yingyezhe Jin, Sandeep K Samal, Peng Li, Sung Kyu Lim
- 76.5** - Enabling a New Era of Brain-Inspired Computing: Energy-Efficient Spiking Neural Network with Ring Topology.....993
Kangjun Bai, Jialing Li, Kian Hamedani, (Cindy) Yang Yi
- 76.6** - A Neuromorphic Design Using Chaotic Mott Memristor with Relaxation Oscillation.....999
Bonan Yan, Xiong Cao, Hai Li
- 77.1** - DrAcc: A DRAM Based Accelerator for Accurate CNN Inference.....1005
Quan Deng, Lei Jiang, Youtao Zhang, Minxuan Zhang, Jun Yang



Design Automation Conference 2018 Table of Contents

77.2 - On-Chip Deep Neural Network Storage With Multi-Level eNVM.....1011

Marco Donato, Brandon Reagen, Lillian Pentecost, Udit Gupta, David Brooks, Gu-Yeon Wei

77.3 - Closed Yet Open DRAM: Achieving Low Latency and High Performance in DRAM Memory Systems.....1017

Lavanya Subramanian, Kaushik Vaidyanathan, Anant Nori, Sreenivas Subramoney, Tanay Karnik, Hong Wang

77.4 - VRL-DRAM: Improving DRAM Performance via Variable Refresh Latency.....1023

Anup K Das, Hasan Hassan, Onur Mutlu

77.5 - Enabling Union Page Cache to Boost File Access Performance of NVRAM-Based Storage Device.....1029

Shuo-Han Chen, Tseng-Yi Chen, Yuan-Hao Chang, Hsin-Wen Wei, Wei-Kuan Shih

77.6 - FLOSS: FLOW Sensitive Scheduling on Mobile Platforms.....1035

Haibo Zhang, Prasanna Venkatesh Rengasamy, Nachiappan Chidambaram Nachiappan, Shulin Zhao, Anand Sivasubramaniam, Mahmut T Kandemir, Chita R Das

79.1 - Context-Aware Dataflow Adaptation Technique for Low-Power Multi-Core Embedded Systems.....1041

Hyeonseok Jung, Hoeseok Yang

79.2 - Architecture Decomposition in System Synthesis of Heterogeneous Many-Core Systems.....1047

Valentina Richthammer, Tobias Schwarzer, Stefan Wildermann, Jürgen Teich, Michael Glaß

79.3 - NNSim: Fast Performance Estimation Based on Sampled Simulation of GPGPU Kernels for Neural Networks.....1053

Jintaek Kang, Kwanghyun Chung, Youngmin Yi, Soonhoi Ha

79.4 - STAFF: Online Learning with Stabilized Adaptive Forgetting Factor and Feature Selection Algorithm.....1059

Ujjwal Gupta, Manoj Babu, Raid Ayoub, Michael Kishinevsky, Francesco Paterna, Umit Y Ogras

79.5 - Extensive Evaluation of Programming Models and ISAs Impact on Multicore Soft Error Reliability.....1065

Felipe Rosa, Luciano Ost, Vitor Bandeira, Ricardo Reis

79.6 - Optimized Selection of Wireless Network Topologies and Components via Efficient Pruning of Feasible Paths.....1071

Dmitrii Kirov, Pierluigi Nuzzo, Roberto Passerone, Alberto L Sangiovanni-Vincentelli