2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2018)

Hong Kong 8 – 11 July 2018



IEEE Catalog Number: C. ISBN: 97

CFP18179-POD 978-1-5386-7100-9

Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP18179-POD

 ISBN (Print-On-Demand):
 978-1-5386-7100-9

 ISBN (Online):
 978-1-5386-7099-6

ISSN: 2159-3469

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



2018 IEEE Computer Society Annual Symposium on VLSI ISVLSI 2018

Table of Contents

Message from the General Chairs xxii
Message from the Technical Program Chairs xxiii
Conference Committees xxy
Fechnical Program Committee xxvii
Keynotes xxx
Plenary Talks xxxix
Session 01: Analog and Mixed Signal I
Gyrator-C Based Bandpass Filter with Improved Dynamic Range for Fully Integrated RF Front-End .1
Replica-Based Low Drop-Out Voltage Regulator with Assistant Power Transistors for Digital VLSI
Systems 6.
Yang Nan (Southern University of Science and Technology, Shenzhen,
China), Chenchang Zhan (Southern University of Science and Technology, Shenzhen, China), Guanhua Wang (Southern University of Science and
Technology, Shenzhen, China), Linjun He (Southern University of
Science and Technology, Shenzhen, China), and Han Li (Southern
University of Science and Technology, Shenzhen, China)
Area Efficient NMOS Based Positive and Negative Voltage Multiplier .10
vikus Kana (SIMicroeiectronics I vi Lia, Greater Wolad, India)
Session 02: Digital Circuits and FPGA based Design I
Achieving Low Power Classification with Classifier Ensemble .16
A Power-Efficient Hybrid Architecture Design for Image Recognition Using CNNs .22
Jinhang Choi (Pennsylvania State University), Srivatsa Srinivasa
(Pennsylvania State University), Yasuki Tanabe (Toshiba Corporation),
Jack Sampson (Pennsylvania State University), and Vijaykrishnan
Narayanan (Pennsylvania State Universtiy)

Towards Budget-Driven Hardware Optimization for Deep Convolutional Neural Networks Using Stochastic Computing 28. Zhe Li (Syracuse University), Ji Li (University of Southern California), Ao Ren (Syracuse University), Caiwen Ding (Syracuse University), Jeffrey Draper (University of Southern California), Oinru Qiu (Syracuse University), Bo Yuan (City University of New York, City College), and Yanzhi Wang (Syracuse University) Session 03: Testing, Reliability, and Fault-Tolerance I Fast Heuristics for Near-Optimal Signal Restoration in Post-Silicon Validation 34. Xiaobang Liu (University of Cincinnati) and Ranga Vemuri (University of Cincinnati) PGIREM: Reliability-Constrained IR Drop Minimization and Electromigration Assessment of VLSI Power Grid Networks Using Cooperative Coevolution 40. Sukanta Dey (Indian Institute of Technology Guwahati), Satyabrata Dash (Indian Institute of Technology Guwahati), Sukumar Nandi (Indian Institute of Technology Guwahati), and Gaurav Trivedi (Indian Institute of Technology Guwahati) Silicon Debug with Maximally Expanded Internal Observability Using Nearest Neighbor Algorithm .46....... Ankit Jindal (IIT Bombay), Binod Kumar (IIT Bombay), Nitish Jindal (IBM Systems - ISDL, Bengaluru), Masahiro Fujita (University of Tokyo), and Virendra Singh (IIT Bombay) Session 04: Computer Aided Design and Verification I Ahmad Patooghy (Boston University, Boston, USA), Dara Rahmatiy (Institute for Research in Fundamental Sciences, Tehran, Iran), Mahdi Fazeli (Iran University of Science and Technology University), and Michel A. Kinsy (Boston University, Boston, USA) Accurate Models for Optimizing Tapered Microchannel Heat Sinks in 3D ICs .58..... Leslie Hwang (University of Illinois at Urbana-Champaign), Beomjin Kwon (Arizona State University), and Martin Wong (University of Illinois at Urbana-Champaign) Designing and Benchmarking of Double-Row Height Standard Cells .64..... Yu-Xiang Chiang (Yuan Ze University), Cheng-Wei Tai (Yuan Ze University), Shang-Rong Fang (Yuan Ze University), Kai-Chun Peng (Yuan Ze University), Yuan-Dar Chung (Yuan Ze University), Jin-Kai Yang (Yuan Ze University), and Rung-Bin Lin (Yuan Ze University)

Session 05: Emerging and Post-CMOS Technologies I

A Dual-Threshold Scheme Along with Security Reinforcement for Energy Efficient Nonvolatile Processors 70
University), Yuanchao Xu (Capital Normal University), Xin Shi (Tsinghua University), and Yongpan Liu (Tsinghua University)
A Comprehensive Electro-Optical Model for Silicon Photonic Switches .76
CMOS Gates with Second Function .82 Jan Nevoral (Brno University of Technology, Czech Republic), Richard Ruzicka (Brno University of Technology, Czech Republic), and Vaclav Simek (Brno University of Technology, Czech Republic)
Session 06: System Design and Security I
TDC: Tagless DRAM Cache .88. S R Swamy Saranam (Indian Institute of Technology Madras) and Madhu Mutyam (Indian Institute of Technology Madras)
CT-Cache: Compressed Tag-Driven Cache Architecture .94
High Bandwidth Off-Chip Memory Access Through Hybrid Switching and Inter-Chip Wireless Links .100 Sri Harsha Gade (Indraprastha Institute of Information Technology Delhi), Hemanta Kumar Mondal (CNRS Lab-STICC, University of Southern Brittany), and Sujay Deb (Indraprastha Institute of Information Technology Delhi)
SPECIAL Session 01: Shall We Jointly Address VLSI Reliability and Security?
Investigating Reliability and Security of Integrated Circuits and Systems 106
Reliability and Security in Non-volatile Processors, Two Sides of the Same Coin 112
A Short Survey at the Intersection of Reliability and Security in Processor Architecture Designs .1.18

Can Soft Errors be Handled Securely? 124
Session 07: System Design and Security II
BD-NET: A Multiplication-Less DNN with Binarized Depthwise Separable Convolution 130. Zhezhi He (University of Central Florida), Shaahin Angizi (University of Central Florida), Adnan Siraj Rakin (University of Central Florida), and Deliang Fan (University of Central Florida)
TaiJiNet: Towards Partial Binarized Convolutional Neural Network for Embedded Systems .136
An ECC-Free MLC STT-RAM Based Approximate Memory Design for Multimedia Applications .142
Robust Timing Attack Countermeasure on Virtual Hardware .148

SPECIAL Session 02: Emerging Computing and Memory Technologies at Post-CMOS Era

Poster Session

Fully-on-Chip Digitally Assisted LDO Regulator with Improved Regulation and Transient Responses .160......

Han Li (Southern University of Science and Technology, Shenzhen,
China), Chenchang Zhan (Southern University of Science and Technology,
Shenzhen, China), and Ning Zhang (Southern University of Science and
Technology, Shenzhen, China)

An Asynchronous Analog to Digital Converter for Surveillance Camera Applications .164
An Integrated MaxFit Genetic Algorithm-SPICE Framework for 2-Stage Op-Amp Design Automation 17.0 Harsha M. V. (Bangalore University, Bangalore, India) and B. P. Harish (Bangalore University, Bangalore, India)
Mismatch Resilient 3.5-Bit MDAC with MCS-CFCS .175. Satyajit Mohapatra (IIT Gandhinagar), Hari Shanker Gupta (Space Applications Centre, Jodhpur Tekra, ISRO, Ahmedabad), and Nihar Ranjan Mohapatra (IIT Gandhinagar)
Design of Low Power SAR ADC Using Clock Retiming .181
A 375 nA Input Off Current Schmitt Triger LDO for Energy Harvesting IoT Sensors .187
Precise Duty Cycle Variation Detection and Self-Calibration System for High-Speed Data Links .191
Parametric Circuit Optimization with Reinforcement Learning .197. Changcheng Tang (Tsinghua University, Institute of Microelectronics), Zuochang Ye (Tsinghua University, Institute of Microelectronics), and Yan Wang (Tsinghua University, Institute of Microelectronics)
End-to-End Industrial Study of Retiming .203 Cunxi Yu (EPFL), Chau-Chin Huang (National Taiwan University), Gi-Joon Nam (IBM T.J. Watson Research Center), Mihir Choudhury (IBM T.J. Watson Research Center), Victor N. Kravets (IBM T.J. Watson Research Center), Andrew Sullivan (IBM T.J. Watson Research Center), Maciej Ciesielski (University of Massachusetts Amherst), and Giovanni De Micheli (EPFL)
Communication-Aware Module Placement for Power Reduction in Large FPGA Designs 209. Kalindu Herath (Nanyang Technological University, Singapore), Alok Prakash (Nanyang Technological University, Singapore), Udaree Kanewala (Nanyang Technological University, Singapore), and Thambipillai Srikanthan (Nanyang Technological University, Singapore)
A Novel Mixed-Size Fixed-Outline Floorplacement Algorithm 215
ARCHVerifyr: An Embedded Software-Driven Approach for Architecture Verification .220

High-Average and Guaranteed Performance for Wireless Networks-on-Chip Architectures .226	•••
Hardware Implementation of Reconfigurable Separable Convolution .232. Lei Rao (Xi'an Jiaotong University, Xi'an, China), Bin Zhang (Xi'an Jiaotong University, Xi'an, China), and Jizhong Zhao (Xi'an Jiaotong University, Xi'an, China)	
Low Overhead Online Checkpoint for Intermittently Powered Non-volatile FPGAs .238. Xinyi Zhang (University of Pittsburgh), Clay Patterson (Oklahoma State University), Yongpan Liu (Tsinghua University), Chengmo Yang (University of Delaware), Chun Jason Xue (City University of Hong Kong), and Jingtiong Hu (University of Pittsburgh)	••
Pixel-Parallel Architecture for Neuromorphic Smart Image Sensor with Visual Attention .245	
Lightweight ASIC Implementation of AEGIS-128 .251. Anubhab Baksi (Nanayang Technological University), Vikramkumar Pudi (Nanayang Technological University), Swagata Mandal (Nanayang Technological University), and Anupam Chattopadhyay (Nanayang Technological University)	•••
Architecture Exploration and Delay Minimization Synthesis for SET-Based Programmable Gate Arrays .257. Chia-Cheng Wu (National Tsing Hua University), Kung-Han Ho (National Chiao Tung University), Juinn-Dar Huang (National Chiao Tung University), and Chun-Yao Wang (National Tsing Hua University)	•••
MRAM-on-FDSOI Integration: A Bit-Cell Perspective .263 Hao Cai (Southeast University, Nanjing, China), You Wang (Beihang University, Beijing, China), Wang Kang (Beihang University, Beijing, China), Lirida Naviner (Télécom-ParisTech, Paris, France), Xinning Liu (Southeast University, Nanjing, China), Jun Yang (Southeast University, Nanjing, China), and Weisheng Zhao (Beihang University, Beijing, China)	•••
High Performance Ternary Multiplier Using CNTFET .269 Subhendu Kumar Sahoo (Birla Institute of Technology & Science, Pilani Hyderabad Campus, India), Krishna Dhoot (Birla Institute of Technology & Science, Pilani Hyderabad Campus, India), and Rasmita Sahoo (Nalla Narasimha Reddy School of Engineering, India)	••
A Robust Dual Reference Computing-in-Memory Implementation and Design Space Exploration Within STT-MRAM 27.5. Liuyang Zhang (Beihang University, Beijing, China), Wang Kang (Beihang University, Beijing, China), Hao Cai (Telecom Paristech, University of Paris-Saclay, France), Peng Ouyang (Beihang University, Beijing, China), Lionel Torres (LIRMM/University of Montpellier, France), Yougang Thang (Beihang University, Beijing, China), Aida Todri Sanial	
Youguang Zhang (Beihang University, Beijing, China), Aida Todri-Sanial (LIRMM/University of Montpellier, France), and Weisheng Zhao (Beihang University, Beijing, China)	

Time Stamp Based Scheduling for Energy Harvesting Systems with Hybrid Nonvolatile Hardware Support .339 Xin Shi (Tsinghua University), Tongda Wu (Tsinghua University), Keni Qiu (Capital Normal University), Huazhong Yang (Tsinghua University), and Yongpan Liu (Tsinghua University)
EETD: An Energy Efficient Design for Runtime Hardware Trojan Detection in Untrusted Network-on-Chip .3.4 Mubashir Hussain (University of New South Wales, Australia), Amin Malekpour (University of New South Wales, Australia), Hui Guo (University of New South Wales, Australia), and Sri Parameswaran (University of New South Wales, Australia)
Combining Symbolic Computer Algebra and Boolean Satisfiability for Automatic Debugging and Fixing of Complex Multipliers .351. Alireza Mahzoon (University of Bremen), Daniel Große (University of Bremen/DFKI), and Rolf Drechsler (University of Bremen/DFKI)
Enhancing Lifetime of PCM-Based Main Memory with Efficient Recovery of Stuck-at Faults .357
Student Research Forum
Guessing Your PIN Right: Unlocking Smartphones with Publicly Available Sensor Data .363
Synthesis, Technology Mapping and Optimization for Emerging Technologies .369
Logic Synthesis for In-memory Computing Using Resistive Memories 3.7.5
Minimalistic Perspective to Public Key Implementations on FPGA .381. Debapriya Basu Roy (Indian Institute of Technology Kharagpur) and Debdeep Mukhopadhyay (Indian Institute of Technology Kharagpur)
Development of High-Stability, Low-Leakage 6Tr-SRAM with Single Data Line and Single Power Supply Using SOTB Process 387. Shin Miyamoto (Nihon University) and Nobuaki Kobayashi (Nihon University)
Exploiting Principle of Moving Target Defense to Secure FPGA Systems .393. Zhiming Zhang (University of New Hampshire) and Qiaoyan Yu (University of New Hampshire)

Session 08: System Design and Security III

A Highly Flexible Lightweight and High Speed True Random Number Generator on FPGA 399. Faqiang Mei (Nanjing University of Aeronautics and Astronautics,), Lei Zhang (Nanjing University of Aeronautics and Astronautics,), Chongyan Gu (Queen's University Belfast), Yuan Cao (Hohai University), Chenghua Wang (Nanjing University of Aeronautics and Astronautics,), and Weiqiang Liu (Nanjing University of Aeronautics and Astronautics,)
LUT-Lock: A Novel LUT-Based Logic Obfuscation for FPGA-Bitstream and ASIC-Hardware Protection .405 Hadi Mardani Kamali (George Mason University), Kimia Zamiri Azar (George Mason University), Kris Gaj (George Mason University), Houman Homayoun (George Mason University), and Avesta Sasan (George Mason University)
ArtiFact: Architecture and CAD Flow for Efficient Formal Verification of SoC Security Policies 411 Atul Prasad Deb Nath (University of Florida), Swarup Bhunia (University of Florida), and Sandip Ray (University of Florida)
Session 09: Computer Aided Design and Verification II
Identifying Lithography Weak-Points of Standard Cells with Partial Pattern Matching .4.17. Yongfu Li (GLOBALFOUNDRIES Singapore Pte. Ltd.), I-Lun Tseng (GLOBALFOUNDRIES Singapore Pte. Ltd.), Zhao Chuan Lee (GLOBALFOUNDRIES Singapore Pte. Ltd.), Valerio Perez (GLOBALFOUNDRIES Singapore Pte. Ltd.), Vikas Tripathi (GLOBALFOUNDRIES Singapore Pte. Ltd.), and Jonathan Yoong Seang Ong (GLOBALFOUNDRIES Singapore Pte. Ltd.)
Feature Based Coverage Analysis of AMS Circuits 423. Antara Ain (Indian Institute of Technology Kharagpur), Akshay Mambakam (Indian Institute of Technology Kharagpur), and Pallab Dasgupta (Indian Institute of Technology Kharagpur)
SAT Encoding-Based Verification of Sneak Path Problem in Via-Switch FPGA .429. Ryutaro Doi (Osaka University) and Masanori Hashimoto (Osaka University)
Session 10: Emerging and Post-CMOS Technologies II
RRAM Based Buffer Design for Energy Efficient CNN Accelerator .435
A Mixed-Mode Neuron with On-chip Tunability for Generic Use in Memristive Neuromorphic Systems .441 Sagarvarma Sayyaparaju (University of Tennessee, Knoxville), Ryan Weiss (University of Tennessee, Knoxville), and Garrett S. Rose (University of Tennessee, Knoxville)

Harnessing Emerging Technology for Compute-in-Memory Support .447. Nicholas Jao (The Pennsylvania State University), Akshay Krishna Ramanathan (The Pennsylvania State University), Srivatsa Srinivasa (The Pennsylvania State University), Sumitha George (The Pennsylvania State University), John Sampson (The Pennsylvania State University), and Vijaykrishnan Narayanan (The Pennsylvania State University)
Session 11: Analog and Mixed Signal II
91dB Dynamic Range 9.5nW Low Pass Filter for Bio-Medical Applications .453. Jayaram Reddy M K (National Institute of Technology Karnataka, Surathkal), Sreenivasulu Polineni (National Institute of Technology Karnataka, Surathkal), and Laxminidhi Tonse (National Institute of Technology Karnataka, Surathkal)
A Low Power, High Gain Semi-Floating Gate Amplifier for Resonating Sensors Front-End .458
A High-Efficient Current-Mode PWM DC-DC Buck Converter Using Dynamic Frequency Scaling .464
Session 12: System Design and Security IV
ReRise: An Adversarial Example Restoration System for Neuromorphic Computing Security 470
MAT: A Multi-strength Adversarial Training Method to Mitigate Adversarial Attacks 4.76. Chang Song (Duke University), Hsin-Pai Cheng (Duke University), Huanrui Yang (Duke University), Sicheng Li (Hewlett Packard Labs), Chunpeng Wu (Duke University), Qing Wu (Air Force Research Lab), Yiran Chen (Duke University), and Hai Li (Duke University)
Hu-Fu: Hardware and Software Collaborative Attack Framework Against Neural Networks .482

SPECIAL Session 03: Essential Keys to Manufacturability: Layout Features and Lithography Technologies

Sparse VLSI Layout Feature Extraction: A Dictionary Learning Approach .488. Hao Geng (The Chinese University of Hong Kong), Haoyu Yang (The Chinese University of Hong Kong), Bei Yu (The Chinese University of Hong Kong), Xingquan Li (Fuzhou University), and Xuan Zeng (Fudan University, China)
Pattern Similarity Metrics for Layout Pattern Classification and Their Validity Analysis by Lithographic Responses .494.
Atsushi Takahashi (Tokyo Institute of Technology), Shimpei Sato (Tokyo Institute of Technology), Hiroki Ogura (Tokyo Institute of Technology), Yu-Min Sung (National Tsing Hua University), and Ting-Chi Wang (National Tsing Hua University)
Recent Research and Challenges in Multiple Patterning Layout Decomposition .498. Iris Hui-Ru Jiang (National Taiwan University) and Hua-Yu Chang (Synopsys, Inc.)
Guiding Template-Induced Design Challenges in DSA-MP Lithography .500. Shao-Yun Fang (National Taiwan University of Science and Technology) and Kuo-Hao Wu (National Taiwan University of Science and Technology)
Session 13: Digital Circuits and FPGA Based Designs II
FPAP: A Folded Architecture for Efficient Computing of Convolutional Neural Networks .503
Hyperdrive: A Systolically Scalable Binary-Weight CNN Inference Engine for mW IoT End-Nodes .509 Renzo Andri (Integrated Systems Laboratory, ETH Zurich, Zurich, Switzerland), Lukas Cavigelli (Integrated Systems Laboratory, ETH Zurich, Zurich, Switzerland), Davide Rossi (DEI, University of Bologna, Bologna, Italy), and Luca Benini (Integrated Systems Laboratory, ETH Zurich, Zurich, Switzerland)
An Optimized Architecture For Decomposed Convolutional Neural Networks 5.16
Interconnect Delay Analysis for RRAM Crossbar Based FPGA 522
SPECIAL Session 04: Emerging Trends in Energy Efficient and Secure Neural Network Acceleration
Enhancing the Robustness of Deep Neural Networks from "Smart" Compression .528

Accelerating Low Bit-Width Deep Convolution Neural Network in MRAM .533. Zhezhi He (University of Central Florida), Shaahin Angizi (University of Central Florida), and Deliang Fan (University of Central Florida) Emerging Neuromorphic Computing Paradigms Exploring Magnetic Skyrmions .539. Sai Li (Beihang University, Beijing, China), Wang Kang (Beihang University, Beijing, China), Xing Chen (Beihang University, Beijing, China), Jinyu Bai (Beihang University, Beijing, China), Biao Pan (Beihang University, Beijing, China), Youguang Zhang (Beihang University, Beijing, China), and Weisheng Zhao (Beihang University, Beijing, China) **Session 14: System Design and Security V** Security-Driven Task Scheduling for Multiprocessor System-on-Chips with Performance Constraints 545...... Nan Wang (East China University of Science and Technology), Manting Yao (East China University of Science and Technology), Dongxu Jiang (East China University of Science and Technology), Song Chen (University of Science and Technology of China), and Yu Zhu (East China University of Science and Technology) A Hardware Monitor to Protect Linux System Calls .551..... George Provelengios (University of Massachusetts Amherst), Arman Pouraghily (University of Massachusetts Amherst), Russell Tessier (University of Massachusetts Amherst), and Tilman Wolf (University of Massachusetts Amherst) Towards Dynamic Execution Environment for System Security Protection Against Hardware Flaws .557...... Kenneth Schmitz (DFKI GmbH), Oliver Keszocze (University of Bremen, DFKI GmbH), Jurij Schmidt (University of Bremen, DFKI GmbH), Daniel Große (University of Bremen, DFKI GmbH), and Rolf Drechsler (University of Bremen, DFKI GmbH) **Session 15: Digital Circuits and FPGA Based Designs III** A Fast and Effective Memristor-Based Method for Finding Approximate Eigenvalues and Eigenvectors of Non-negative Matrices 563.

Chenghong Wang (Syracuse University - Syracuse, NY), Zeinab S. Jalali (Syracuse University - Syracuse, NY), Caiwen Ding (Syracuse University - Syracuse, NY), Yanzhi Wang (Syracuse University - Syracuse, NY), and Sucheta Soundarajan (Syracuse University - Syracuse, NY) A Low-Power and Small-Area Multiplier for Accuracy-Scalable Approximate Computing .569..... Hiroyuki Baba (Fukuoka University), Tongxin Yang (Fukuoka University), Masahiro Inoue (Fukuoka University), Kaori Tajima (Fukuoka University), Tomoaki Ukezono (Fukuoka University), and Toshinori Sato (Fukuoka University) A Hardware/Software Co-design Method for Approximate Semi-Supervised K-Means Clustering 5.75....... Pengfei Huang Huang (Nanjing University of Aeronautics and

Astronautics), Chenghua Wang (Nanjing University of Aeronautics and Astronautics), Ruizhe Ma (Nanjing University of Aeronautics and Astronautics), Weiqiang Liu (Nanjing University of Aeronautics and Astronautics), and Fabrizio Lombardi (Northeastern University)

SPECIAL Session 05: Intelligent Methods & Techniques for Reliable and Adaptive Multicore/Manycore System

Robustness for Smart Cyber Physical Systems and Internet-of-Things: From Adaptive Robustness Methods to Reliability and Security for Machine Learning .581.

Florian Kriebel (Vienna University of Technology (TU Wien)), Semeen Rehman (Vienna University of Technology (TU Wien)), Muhammad Abdullah Hanif (Vienna University of Technology (TU Wien)), Faiq Khalid (Vienna University of Technology (TU Wien)), and Muhammad Shafique (Vienna University of Technology (TU Wien)) On How to Efficiently Implement Deep Learning Algorithms on PYNQ Platform .587. Luca Stornaiuolo (Politecnico di Milano), Marco Santambrogio (Politecnico di Milano), and Donatella Sciuto (Politecnico di Milano) Enabling Reliable High Throughput On-chip Wireless Communication for Many Core Architectures .591...... Sri Harsha Gade (Indraprastha Institute of Information Technology Delhi), Mitali Sinha (Indraprastha Institute of Information Technology Delhi), Sidhartha Sankar Rout (Indraprastha Institute of Information Technology Delhi), and Sujay Deb (Indraprastha Institute of Information Technology Delhi) Session 16: Testing, Reliability, and Fault-Tolerance II Predicting the Tolerance of Extreme Electromagnetic Interference on MOSFETs 597.... Nishchay H. Sule (University of New Mexico), Troy Powell (University of New Mexico), Sameer Hemmady (University of New Mexico), and Payman Zarkesh-Ha (University of New Mexico) Enhancing Observability for Post-Silicon Debug with On-chip Communication Monitors 602.....

Yuting Cao (University of South Florida), Hernan Palombo (University of South Florida), Sandip Ray (University of Florida), and Hao Zheng

oj Souin Florida), Sandip Kay (Oniversity of Florida), and Hao Zheng (University of South Florida)

Performance Enhancement of Split Length Compensated Operational Amplifiers .608.

Donel Anto (National Institute of Technology Goa, India), Abhijeet D. Taralkar (National Institute of Technology Goa, India), Nithin Kumar Y B (National Institute of Technology Goa, India), and Vasantha M.H. (National Institute of Technology Goa, India)

Session 17: System Design and Security VI

Design-Based Fingerprinting Using Side-Channel Power Analysis for Protection Against IC Piracy .6.14.......

James Shey (USN Naval Academy/University of Maryland, Baltimore
County), Naghmeh Karimi (University of Maryland, Baltimore County),
Ryan Robucci (University of Maryland, Baltimore County), and Chintan
Patel (University of Maryland, Baltimore County)

PPAP and iPPAP: PLL-Based Protection Against Physical Attacks 620 Prasanna Ravi (TEMASEK LABS, NTU), Shivam Bhasin (TEMASEK LABS, NTU), Jakub Breier (TEMASEK LABS, NTU), and Anupam Chattopadhyay (School of Computer Science and Engineering, Nanyang Technological University, Singapore)
Mystic: Mystifying IP Cores Using an Always-ON FSM Obfuscation Method .626. Ahmad Patooghy (Boston University), Ehsan Aerabi (Boston University), Hamidreza Rezaei (Boston University), Miguel Mark (Boston University), Mahdi Fazeli (Boston University), and Michel A. Kinsy (Boston University)
Session 18: Digital Circuits and FPGA Based Designs IV
FPGA-Based Controllers for Compact Low Power Refreshable Braille Display .632
Very Large-Scale and Node-Heavy Graph Analytics with Heterogeneous FPGA+CPU Computing Platform .638 Yu Zou (University of Central Florida) and Mingjie Lin (University of Central Florida)
On-chip Data Security Against Untrustworthy Software and Hardware IPs in Embedded Systems .644
SPECIAL Session 06: Large Scale Integration (mVLSI): Recent Developments and Upcoming Challenges
Design Automation and Test for Flow-Based Biochips: Past Successes and Future Challenges .650
Multi-target Many-Reactant Sample Preparation for Reactant Minimization on Microfluidic Biochips .655 Yung-Chun Lei (National Chiao Tung University), Tien-Kuo Lin (National Chiao Tung University), and Juinn-Dar Huang (National Chiao Tung University)
More Effective Randomly-Designed Microfluidics .660. Weiqing Ji (Tsinghua University), Tsung-Yi Ho (National Tsing Hua University), and Hailong Yao (Tsinghua University)
Accelerating Simulation of Particle Trajectories in Microfluidic Devices by Constructing a Cloud Database .666

SPECIAL Session 07: Secure Hardware Design for Distributed Agents

PUF-Based Secure Test Wrapper for SoC Testing 6.72
Detection of Sequential Trojans in Embedded System Designs Without Scan Chains .6.78
Designing for Security Within and Between IoT Devices .684. Mike Borowczak (University of Wyoming), Rafer Cooley (University of Wyoming), and Shaya Wolf (University of Wyoming)
A Two-Tiered Heterogeneous and Reconfigurable Application Processor for Future Internet of Things .690 Prasanna Kansakar (Kansas State University) and Arslan Munir (Kansas State University)
SPECIAL Session 08: Embedded Multi-Core in Automotive and 14.0
SPECIAL Session 09: Energy Efficient and Hardware Secured Architectures for Smart Electronics I
Solar Cell Based Physically Unclonable Function for Cybersecurity in IoT Devices .697. S. Dinesh Kumar (University of Kentucky), Carson Labrado (University of Kentucky, Lexington, KY, USA), Riasad Badhan (University of Kentucky, Lexington, KY, USA), Himanshu Thapliyal (University of Kentucky, Lexington, KY, USA), and Vijay Singh (University of Kentucky, Lexington, KY, USA)
Designing Scalable Hybrid Wireless NoC for GPGPUs .703
Functional Obfuscation of DSP Cores Using Robust Logic Locking and Encryption .709. Anirban Sengupta (Indian Institute of Technology Indore) and Saraju P Mohanty (University of North Texas, USA)
SPECIAL Session 10: Timing in the Nanometer Era
Timing Macro Modeling for Efficient Hierarchical Timing Analysis 7.14. Iris Hui-Ru Jiang (National Taiwan University) and Pei-Yu Lee (National Chiao Tung University)
Timing with Virtual Signal Synchronization for Circuit Performance and Netlist Security .7.15

SPECIAL Session 11: Attacking Dynamic Optimizations in the Era of Complex Heterogeneous Multi-core Computing I

Realizing Closed-Loop, Online Tuning and Control for Configurable-Cache Embedded Systems: Progress and Challenges 719. Islam Badreldin (University of Florida), Ann Gordon-Ross (University of Florida), Tosiron Adegbija (University of Arizona), and Mohamad Hammam Alsafrjalaniz (University of Miami) An FPGA-Based Brain Computer Interfacing Using Compressive Sensing and Machine Learning .726...... Ritu Ranjan Shrivastwa (Nanyang Technological University), Vikramkumar Pudi (Nanyang Technological University), and Anupam Chattopadhyay (Nanyang Technological University) **SPECIAL Session 12: Energy Efficient and Hardware Secured Architectures** for Smart Electronics II Obfuscation of Fault Secured DSP Design Through Hybrid Transformation .732..... Anirban Sengupta (Indian Institute of Technology Indore), Shubha Neema (Indian Institute of Technology Indore), Pallabi Sarkar (Jadavpur University), Sri Harsha P (Indian Institute of Technology Indore), Saraju P Mohanty (University of North Texas), and Mrinal Kanti Naskar (Jadavpur University) Run Time Mitigation of Performance Degradation Hardware Trojan Attacks in Network on Chip .738...... Manoj Kumar JYV (National Institute of Technology, Rourkela, India), Ayas Kanta Swain (National Institute of Technology, Rourkela, India), Sudeendra Kumar K (National Institute of Technology, Rourkela, India), Sauvagya Ranjan Sahoo (National Institute of Technology, Rourkela, India), and Kamalakanta Mahapatra (National Institute of Technology, Rourkela, India) Exploration on Routing Configuration of HNoC with Reasonable Energy Consumption .744..... Juan Fang (Beijing University of Technology), Zeqing Chang (Beijing University of Technology), Yanjin Cheng (Beijing University of Technology), and Hui Zhao (University of North Texas) **SPECIAL Session 13: Design Using Emerging Devices** Nonvolatile Memory and Computing Using Emerging Ferroelectric Transistors .750..... Xueqing Li (Tsinghua University) and Longqiang Lai (Tsinghua University)

SPECIAL Session 14: Attacking Dynamic Optimizations in the Era of Complex Heterogeneous Multi-core Computing II

Software Support for Heterogeneous Computing 756.

Siqi Wang (National University of Singapore), Alok Prakash (Nanyang
Technological University, Singapore), and Tulika Mitra (National
University of Singapore, Singapore)

Predictive Modeling for CPU, GPU, and FPGA Performance and Power Consumption: A Survey .763
Kenneth O'Neal (University of California, Riverside) and Philip Brisk
(University of California, Riverside)
Author Index 769.