

2018 IEEE 24th International Symposium on On-Line Testing and Robust System Design (IOLTS 2018)

**Platja d'Aro, Spain
2 – 4 July 2018**



**IEEE Catalog Number: CFP18OLT-POD
ISBN: 978-1-5386-5993-9**

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18OLT-POD
ISBN (Print-On-Demand):	978-1-5386-5993-9
ISBN (Online):	978-1-5386-5992-2
ISSN:	1942-9398

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Technical Papers

Session 1	Aging
Date/Time	Monday, 2 July 2018 / 10:00 – 11:00 hrs
Moderator	A.Bramnik (<i>Intel</i>)

- 1.1 Integrated Test Structures for Reliability Investigation under Dynamic Stimuli.....1
F. Cacho, D. Nouguier, M. Arabi, X. Federspiel, Y. Carminati and M. Saliva
- 1.2 Near-Optimal Node Selection Procedure for Aging Monitor Placement.....6
Somayeh Sadeghi-Kohan, Arash Vafaei and Zainalabedin Navabi
- 1.3 Periodic Aging Monitoring in SRAM Sense Amplifiers.....12
Helen-Maria Dounavi, Yiorgos Sfikas and Yiorgos Tsiatouhas

Session 2	Mixed-Signal and RF Testing
Date/Time	Monday, 2 July 2018 / 10:00 – 11:00 hrs
Moderator	M. Andraud (<i>KU Leuven</i>)

- 2.1 Low-cost Functional Test of a 2.4 GHz OQPSK Transmitter using Standard digital ATE.....17
T. Vayssade, F. Azaïs, L. Latorre and F. Lefevre
- 2.2 AMS-RF Test Quality: Assessing Defect Severity.....23
Valentin Guiterrez, Antonio Gines and Gildas Leger
- 2.3 Reduced-code static linearity test of SAR ADCs using a built-in incremental $\Sigma\Delta$ converter.....29
Renato S. Feitoza, Manuel J. Barragan, Salvador Mir and Daniel Dzahini

Session 3	Posters
Date/Time	Monday, 2 July 2018 / 11:00 – 12:00 hrs
Coordinator	N. -E. Zergainoh

- 3.1 To Detect or to Correct?.....35
Arkady Bramnik and Yiannakis Sazeides
- 3.2 A Low-Cost Soft Error Tolerant Read Circuit for Single/Multi-Level Cross-Point RRAM Arrays.....39
Hossein Bardareh, Amir M. Hajisadeghi and Hamid R. Zarandi
- 3.3 A Novel Use of Approximate Circuits to Thwart Hardware Trojan Insertion and Provide Obfuscation.....41
H. Martin, L. Entrena, S. Dupuis and G. Di Natale
- 3.4 A Sequentially Untestable Fault Identification Method Based on n-Bit State Cube Justification.....43
Toshinori Hosokawa, Morito Niseki, Masayoshi Yoshimura, Hiroshi Yamazaki, Masayuki Arai, Hiroyuki Yotsuyanagi and Masaki Hashizume
- 3.5 On the Test of a COTS-based System for Space Applications.....47
S. Carbonara, A. Firrincieli, M. Sonza Reorda and Jan-Gerd Mess
- 3.6 An Automatic Approach to Perform FMEDA Safety Assessment on Hardware Designs.....49
J. Sini and M. Violante
- 3.7 An Effective Stochastic Number Duplicator and Its Evaluations Using Composite Arithmetic Circuits.....53
Ryota Ishikawa, Masashi Tawada, Masao Yanagisawa and Nozomu Togawa
- 3.8 Collective-Aware System-on-Chips for Dependable IoT Applications.....57
Vasileios Tenentes, Daniele Rossi and Bashir M. Al-Hashimi

- 3.9** Predicting the Impact of Functional Approximation: from Component- to Application-Level.....61
Marcello Traiola, Alessandro Savino, Mario Barbareschi, Stefano Di Carlo and Alberto Bosio

Special Session 1	Low-Power Versus Reliability: A Real BrainTeaser
Date/Time	Monday, 2 July 2018 / 12:00 – 13:00 hrs
Organizer/Moderator	P. Girard (<i>LIRMM</i>)

- S1.1** Modern Gain-Cell Memories in Advanced Technologies.....65
E. Amat, R. Canal and A. Rubio
- S1.2** Energy Efficiency Versus Reliability: A (low-power) Designer's Perspective.....N/A
A.Garcia-Ortiz
- S1.3** Design Tradeoffs in Bioimplantable Devices: A Case Study with Bladder Pressure Monitoring.....69
Shakil Mahmud, Steve J.A. Majerus, Margot S. Damaser and Robert Karam

Session 4	Functional Testing
Date/Time	Monday, 2 July 2018 / 14:30 – 15:30 hrs
Moderator	M. Garcia-Valderas (<i>U Carlos III de Madrid</i>)

- 4.1** Development flow of On-line Software Test Libraries for Asynchronous processor Cores.....73
A. Floridia, E. Sanchez and N. Andrikos
- 4.2** Fault-Independent Test-Generation for Software-Based Self-Testing.....79
Panagiotis Georgiou, Xrysovalantis Kavousianos, Riccardo Cantoro and Matteo Sonza Reorda
- 4.3** About the Functional Test of the GPGPU Scheduler.....85
B. Du, Josie E. Rodriguez Condia, M. Sonza Reorda and L. Sterpone

Session 5	System-Level Security
Date/Time	Monday, 2 July 2018 / 14:30 – 15:30 hrs
Moderator	S. Di Carlo (<i>Politecnico di Torino</i>)

- 5.1** Detecting and Resolving Security Violations in Reconfigurable Scan Networks.....91
Pascal Raiola, Michael A. Kochte, Ahmed Atteya, Laura Rodríguez Gómez, Hans-Joachim Wunderlich, Bernd Becker and Matthias Sauer
- 5.2** Detecting the Existence of Malfunctions in Microcontrollers Utilizing Power Analysis.....97
Kento Hasegawa, Masao Yanagisawa and Nozomu Togawa
- 5.3** Effective Control Flow Integrity Checks for Intrusion Detection.....103
Ameya Chaudhari and Jacob A. Abraham

Special Session 2	Resistive and Spintronic RAMs: Device, Simulation, and Applications
Date/Time	Monday, 2 July 2018 / 15:45 – 16:45 hrs
Organizers/Moderators	E. -I. Vatajelu (<i>TIMA Lab</i>), L. Anghel (<i>TIMA Lab</i>)

- S2.1** OxRAM: from Physical Device to Circuit Simulation.....N/A
J.-M.Portal and M.Bocquet
- S2.2** STT-MRAM: from Physical Device to Circuit Simulation.....N/A
G.Prenat

- S2.3** Storage and Computing based on Resistance-Change Devices.....N/A
E.-I.Vatajelu and L.Anghel
- S2.4** Resistive and Spintronic RAMs: Device, Simulation, and Applications.....109
Elena Ioana Vatajelu, Lorena Anghel, Jean Michel Portal, Marc Bocquet and Guillaume Prenat

Special Session 3	Cross-Layer Fault-Tolerance Under Performance/Power Constraints
Date/Time	Monday, 2 July 2018 / 17:15 – 18:15 hrs
Organizer/Moderator	M. Shafique (<i>TU Wien</i>)

- S3.1** Hardware and Software Techniques for Heterogeneous Fault-Tolerance.....115
Semeen Rehman, Florian Kriebel, Bharath Srinivas Prabakaran, Faiq Khalid and Muhammad Shafique
- S3.2** Efficient Fault Injection for Embedded Systems: As Fast as Possible but as Accurate as Necessary.....119
Petra R. Maier, Uzair Sharif, Daniel Mueller-Gritschneider and Ulf Schlichtmann
- S3.3** Power/Area-Optimized Fault Tolerance for Safety Critical Applications.....123
Milos Krstic, Aleksandar Simevski, Markus Ulbricht and Stefan Weidling
- S3.4** Robust Co-synthesis of Embedded Control Systems with Occasional Deadline Misses.....127
Amir Behrouzian, Dip Goswami and Twan Basten

Special Session 4	Neuromorphic Circuits and Systems
Date/Time	Tuesday, 3 July 2018 / 08:30 – 09:30 hrs
Organizer/Moderator	H. Stratigopoulos (<i>LIP6</i>)

- S4.1** Event-Driven Bio-Inspired Sensing and Computing Hardware.....N/A
L.Camuñas-Mesa and B.Linares Barranco
- S4.2** From on-chip self-healing to self-adaptivity in analog/RF ICs: challenges and opportunities.....131
M.Andraud and M.Verhelst
- S4.3** Error Resilient Neuromorphic Networks Using Checker Neurons.....135
Sujay Pandey, Suvadeep Banerjee and Abhijit Chatterjee

Special Session 5	Aging and Variability
Date/Time	Tuesday, 3 July 2018 / 09:45 – 10:45 hrs
Organizer/Moderator	F. Cacho (<i>ST Microelectronic</i>)

- S5.1** CMOS Characterization and Compact Modelling for Circuit Reliability Simulation.....139
Javier Diaz-Fortuny, Javier Martin-Martinez, Rosana Rodriguez, Montserrat Nafria, Rafael Castro-Lopez, Elisenda Roca and Francisco V. Fernandez
- S5.2** Reliability Estimations of Large Circuits in Massively-Parallel GPU-SPICE.....143
Victor M. van Santen, Hussam Amrouch and Jörg Henkel
- S5.3** Resistive Switching Behavior seen from the Energy Point of View.....147
Jorge Gomez, Angel Abusleme, Ioannis Vourkas and Antonio Rubio

Session 6	Fault Tolerance
Date/Time	Tuesday, 3 July 2018 / 11:15 – 12:15 hrs
Moderator	R. Velazco (<i>TIMA</i>)
6.1	Fault-Resilient Topology Planning and Traffic Configuration for IEEE 802.1Qbv TSN Networks.....151 <i>Ayman A. Atallah, Ghaith Bany Hamad and Otmane Ait Mohamed</i>
6.2	Self-Stabilizing High-Speed Communication in Multi-Synchronous GALS Architectures.....157 <i>Martin Perner and Ulrich Schmid</i>
6.3	Soft Error Optimization of Combinational Circuit based on Gate Sizing and Multi-objective Particle Swarm Optimization Algorithm.....165 <i>Xuebing Cao, Liyi Xiao, Linzhe Li, Jie Li, Jiaqiang Li and Jinxiang Wang</i>

Session 7	Energy and Variability
Date/Time	Tuesday, 3 July 2018 / 11:15 – 12:15 hrs
Moderator	F. Moll (<i>UPC</i>)
7.1	Minimization of Timing Failures in Pipelined Designs via Path Shaping and Operand Truncation.....171 <i>Ioannis Tsiokanos, Lev Mukhanov, Dimitrios S. Nikolopoulos and Georgios Karakonstantis</i>
7.2	Independent N-well and P-well Biasing for Minimum Leakage Energy Operation.....177 <i>Yosuke Okamura, Tohru Ishihara and Hidetoshi Onodera</i>
7.3	HealthLog Monitor: A Flexible System-Monitoring Linux Service.....183 <i>Athanasios Chatzidimitriou, George Papadimitriou and Dimitris Gizopoulos</i>

Special Session 6	Resolving the Strong Reliability Issues Induced by Multi-Cell Upsets (MCUs) in Memories
Date/Time	Tuesday, 3 July 2018 / 14:30 – 15:30 hrs
Organizer/Moderator	Y. Zorian (<i>Synopsys</i>)
S6.1	Evaluation Tool of MCUs Distributions in Memories.....N/A <i>I.Nofal</i>
S6.2	Memory Protection Against MCUs for Advanced Technologies and Automotive Applications.....N/A <i>G.Harutunyan</i>
S6.3	TBD

Session 8	Potpourri
Date/Time	Wednesday, 4 July 2018 / 08:30 – 09:30 hrs
Moderator	V. Tenentes (<i>U Southampton</i>)
8.1	Efficient Software-Based Partitioning for Commercial-off-the-Shelf NoC-based MPSoCs for Mixed-Criticality Systems.....189 <i>Stefano Esposito, Serhiy Avramenko and Massimo Violante</i>
8.2	A Capture Safe Static Test Compaction Method Based on Don't Cares.....195 <i>Sayuri Ochi, Hiroshi Yamazaki, Toshinori Hosokawa and Masayoshi Yoshimura</i>
8.3	ESIFT: Efficient System for Error Injection.....201 <i>Ninghan Tian, Daniel Saab and Jacob A. Abraham</i>

Session 9	Hardening and Monitoring
Date/Time	Wednesday, 4 July 2018 / 08:30 – 09:30 hrs
Moderator	B. Becker (<i>U Freiburg</i>)

- 9.1** A New Approach to Threshold Voltage Measurements of Transistors.....207
Theodor Hillebrand, Steffen Paul and Dagmar Peters-Drolshagen
- 9.2** The case of using CMOS FD-SOI rather than CMOS bulk to harden ICs against laser attacks.....214
Jean-Max Dutertre, Vincent Berouille, Philippe Candelier, Louis-Barthelemy Faber, Marie-Lise Flottes, Philippe Gendrier, David Hély, Régis Leveugle, Paolo Maistri, Giorgio Di Natale, Athanasios Papadimitriou and Bruno Rouzeyre
- 9.3** Emulation of an ASIC Power, Temperature and Aging Monitor System for FPGA Prototyping.....220
Alexandra Listl, Daniel Mueller-Gritschneider, Fabian Kluge and Ulf Schlichtmann

Session 10	Posters
Date/Time	Wednesday, 4 July 2018 / 09:30 – 10:30 hrs
Coordinator	N. -E. Zergainoh

- 10.1** Adaptive ECC Techniques for Reliability and Yield Enhancement of Phase Change Memory.....226
Shyue-Kung Lu, Hui-Ping Li and Kohei Miyase
- 10.2** A Test Register Assignment Method Based on Controller Augmentation to Reduce the Number of Test Patterns.....228
Toshinori Hosokawa, Shun Takeda, Hiroshi Yamazaki and Masayoshi Yoshimura
- 10.3** Design and Optimization of Reliable Hardware Accelerators: Leveraging the Advantages of High-Level Synthesis.....232
Farah Naz Taher, Mostafa Kishani and Benjamin Carrion Schafer
- 10.4** DRAM Characterization under Relaxed Refresh Period Considering System Level Effects within a Commodity Server.....236
Lev Mukhanov, Konstantinos Tovletoglou, Dimitrios S. Nikolopoulos and Georgios Karakonstantis
- 10.5** Finding False Paths for Sequential Circuits Using Operations on ROBDDs.....240
Anzhela Matrosova, Sergei Ostanin and Semen Chernyshov
- 10.6** Impact of a Laser Pulse on a STT-MRAM Bitcell: Security and Reliability Issues.....243
M. Kharbouche-Harrari, J. Postel-Pellerin, G. Di Pendina, R. Wacquez, D. Aboulkassimi, M. Bocquet, R. Sousa, R. Delattre and J.-M. Portal
- 10.7** Real-Time Validation of Fault-Tolerant Mixed-Criticality Systems.....245
S. Esposito, J. Sini and M. Violante
- 10.8** Reliability Improvements for Multiprocessor Systems by Health-Aware Task Scheduling.....247
Robert Schmidt, Rehab Massoud, Jaan Raik, Alberto García-Ortiz and Rolf Drechsler
- 10.9** Self-healing imager based on detection and conciliation of defective pixels.....251
Ghislain Takam Tchendjou and Emmanuel Simeu
- 10.10** Test Compression Using Extended Nonlinear Binary Codes.....255
Ondřej Novák

Special Session 7	Robust Design for Smart IoT Systems
Date/Time	Wednesday, 4 July 2018 / 10:30 – 11:30 hrs
Organizer Moderator	M. Shafique (<i>TU Wien</i>) D. Goswani (<i>TU Eindhoven</i>)

- S7.1** Robust Machine Learning Systems: Reliability and Security for Deep Neural Networks.....257
Muhammad Abdullah Hanif, Faiq Khalid, Rachmad Vidya Wicaksana Putra, Semeen Rehman and Muhammad Shafique
- S7.2** Cross-Layer Control Adaptation for Autonomous System Resilience.....261
Md Imran Momtaz, Suvadeep Banerjee, Sujay Pandey, Jacob Abraham and Abhijit Chatterjee
- S7.3** Reliability and Performance Challenges of Ultra-Low Voltage Caches: A Trade-off Analysis.....265
Anteneh Gebregiorgis and Mehdi B. Tahoori

Session 11	Circuit-Level Security
Date/Time	Wednesday, 4 July 2018 / 11:45 – 12:45 hrs
Moderator	D.Rossi (<i>U Hertfordshire</i>)

- 11.1** Shielding Performance Monitor Counters: A Double edged Weapon for Safety and Security.....269
Alberto Carelli, Alessandro Vallero and Stefano Di Carlo
- 11.2** Benchmarking the Capabilities and Limitations of SAT Solvers in Defeating Obfuscation Schemes.....275
Shervin Roshanifard, Harshith K. Thirumala, Kris Gaj, Houman Homayoun and Avesta Sasan
- 11.3** On the Effect of Aging in Detecting Hardware Trojan Horses with Template Analysis.....281
Naghme Karimi, Jean-Luc Danger and Sylvain Guilley

Special Session 8	Perspectives and Challenges in Testing Automotive Systems
Date/Time	Wednesday, 4 July 2018 / 14:00 – 15:00 hrs
Organizer/Moderator	P. Bernardi (<i>Politecnico di Torino</i>)

- S8.1** Infrastructure-IP for Functional Safety in Automotive SoC.....N/A
Y.Zorian
- S8.2** Towards an Automatic approach for Hardware Verification according to ISO26262 Functional Safety Standard.....287
J.Sini, M.Sonza Reorda, M.Violante and P.Sarson
- S8.3** Performances VS Reliability: How to exploit Approximate Computing for Safety-Critical Applications.....291
Gennaro S. Rodrigues, Fernanda L. Kastensmidt, Vincent Pouget and Alberto Bosio