

# **2018 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS 2018)**

**Platja d'Aro, Spain  
2-4 July 2018**



**IEEE Catalog Number: CFP18PAT-POD  
ISBN: 978-1-5386-6366-0**

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18PAT-POD
ISBN (Print-On-Demand):	978-1-5386-6366-0
ISBN (Online):	978-1-5386-6366-3

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

## Technical Papers

Session 1	Timing Analysis Methods and Characterization
Date/Time	Monday, 2 July 2018 / 10:00 – 11:00 hrs

- S1-1 Hierarchical Timing-Critical Paths Analysis in Sequential Circuits 1  
*Lembit Jürimägi, Raimund Ubar, Maksim Jenihhin, Jaan Raik, Sergei Devadze and Sergei Kostin*
- S1-2 Automated Timing Characterization of High-Performance Macroblocks for Latency Insensitive FPGA Designs 7  
*Roberto Sierra, Carlos Carreras and Gabriel Caffarena*
- S1-3 A 40nm Critical Path Monitor for the Detection of Setup and Hold Time Violations 13  
*Hernán Aparicio and Pablo Ituero*

Session	Poster Session A
Date/Time	Monday, 2 July 2018 / 11:00 – 12:00 hrs

- PA-1 VCO VerilogAMS Model for Fast Simulation in VCO-based ADC 19  
*David Buffeteau, Dominique Morche and José-Luis González-Jiménez*
- PA-2 Mobile Terminals System-level Memory Exploration for Power and Performance Optimization 23  
*Amal Ben Ameer, Michel Auguin, François Verdier and Valerio Frascolla*
- PA-3 Enhanced RF Harvesting System by the Utilization of Resonant Cavities 29  
*Guillem Martínez de Arriba, Ertugrul Coskuner and Joan J. Garcia-Garcia*
- PA-4 Memory Access Pattern Profiling for Streaming Applications based on MATLAB Models 32  
*Thomas Goldbrunner, Thomas Wild and Andreas Herkersdorf*
- PA-5 Symmetric Power Analysis Attack Resilient Adiabatic Logic for Smartcard Applications 39  
*Himadri Singh Raghav, Viv. A. Bartlett and Izzet Kale*
- PA-6 A Novel Methodology for Evaluating the Energy Consumption of IP Blocks in System-Level Designs 46  
*Johannes Knödtel, Wolffhardt Schwabe, Tobias Lieske, Marc Reichenbach and Dietmar Fey*

Session 2	Energy Harvesting and Applications
Date/Time	Monday, 2 July 2018 / 12:00 – 13:00 hrs

- S2-1 Torpor: A Power-Aware HW Scheduler for Energy Harvesting IoT SoCs 54  
*P Anagnostou, A Gomez, PA Hager, H Fatemi, J Pineda de Gyvez, L Thiele and L Benini*
- S2-2 A Temperature Variation Tolerant CMOS-only Voltage Reference for RFID Applications 62  
*Asghar Bahramali and Marisa Lopez-Vallejo*
- S2-3 A Battery-less BLE IoT Motion Detector Supplied by 2.45-GHz Wireless Power Transfer 68  
*Rémi Dekimpe, Pengcheng Xu, Maxime Schramme, Denis Flandre and David Bol*

Session 3	Special Session on VARI
-----------	-------------------------

Date/Time	Monday, 2 July 2018 / 14:30 – 15:50 hrs
-----------	---

- S3-1 A Reliable PUF in a Dual Function SRAM 76  
*Mohd Syafiq Mispan, Shengyu Duan, Basel Halak and Mark Zwolinski*
- S3-2 Analysis of Body Bias and RTN-induced Frequency Shift of Low Voltage Ring Oscillators in FDSOI Technology 82  
*Enrique Barajas, Xavier Aragonés, Diego Mateo, Francesc Moll, Antonio Rubio, Javier Martín-Martínez, Rosana Rodríguez, Marc Portí, Montse Nafria, Rafael Castro-López, Elisenda Roca and Francisco V. Fernández*
- S3-3 Combined Analysis of Supply Voltage and Body-Bias Voltage for Energy Management 88  
*Rida Kheirallah, Jean-Marc Galliere, Nadine Azemard and Gilles Ducharme*
- S3-4 Optical and Electrical Simulations of Radiation-hard Photodiode in 0.35µm High-voltage CMOS Technology 92  
*Filip Šegmanović, Frederic Roger, Gerald Meinhard, Ingrid Jonak-Auer and Tomislav Suligoj*

Session 4	Methodologies and Tools: Verification and Simulation
-----------	--

Date/Time	Tuesday, 3 July 2018 / 11:00 – 12:00 hrs
-----------	--

- S4-1 UVM-based Verification of a Mixed-Signal Design using System Verilog 97  
*Nikolaos Georgouloupoulos, Ioannis Giannou and Alkiviadis Hatzopoulos*
- S4-2 Testing Framework for In-hardware Verification of the Hardware Modules Generated using HLS 103  
*Julián Caba, Fernando Rincón, Julio Dondo, Jesús Barba, Manuel Abaldea and Juan Carlos López*
- S4-3 VHDL-based Modelling Approach for the Digital Simulation of 4-phase Adiabatic Logic Design 111  
*Sachin Maheshwari, Viv A. Bartlett and Izzet Kale*

Session 5	Ultra-low Power Systems
-----------	-------------------------

Date/Time	Tuesday, 3 July 2018 / 12:15 – 13:15 hrs
-----------	--

- S5-1 Ultra-Low Power Subthreshold Quasi Floating Gate CMOS Logic Family for Energy Harvesting 118  
*M. Pilar Garde, Antonio Lopez-Martin, Daniel Orradre and Jaime Ramírez-Angulo*
- S5-2 FPGA-based Platform for Fast Accurate Evaluation of Ultra Low Power SoC 123  
*Guillaume Patrigeon, Pascal Benoit and Lionel Torres*
- S5-3 A Multi-Level Power-on Reset for Fine-Grained Power Management 129  
*Andres Amaya, Luis E. Rueda G. and Elkim Roa*

Session 6	Hardware Optimization Methods and Design
-----------	--

Date/Time	Tuesday, 3 July 2018 / 14:30 – 15:30 hrs
-----------	--

- S6-1 Reservoir Computing Hardware for Time Series Forecasting 133  
*E. S. Skibinsky-Gitlin, M. L. Alomar, E. Isern, M. Roca, V. Canals and J. L. Rosselló*
- S6-2 Worst-case Performance Analysis under Random Telegraph Noise Induced Threshold Voltage Variability 140  
*A.K.M. Mahfuzul Islam and Hidetoshi Onodera*
- S6-3 Blade-OC Asynchronous Resilient Template 147  
*Moises Herrera, Tingyu Wang and Peter A. Beerel*

**2018 IEEE 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS 2018)**

Session	Poster Session B		
Date/Time	Wednesday, 4 July 2018 / 09:30 – 10:30 hrs		
PB-1	TSV Assignment of Thermal and Wirelength Optimization for 3D-IC Routing	155	
	<i>Yi Zhao, Cong Hao and Takeshi Yoshimura</i>		
PB-2	Effect of Temperature Variation in Experimental DPA and DEMA Attacks	163	
	<i>Erica Tena-Sánchez and Antonio J. Acosta</i>		
PB-3	Evaluation of an Artificial Neural Network Approach for Timing Modeling of CMOS Gates	169	
	<i>S. Goudos, N. Karagiorgos, M. Ntogramatzi, I. Messaris and S. Nikolaidis</i>		
PB-4	Multiclass Network Attack Classifier using CNN Tuned with Genetic Algorithms	177	
	<i>Roberto Blanco, Pedro Malagón, Juan J. Cilla and José M. Moya</i>		
PB-5	Quantitative Evaluation of Certain SET Mitigation Techniques for Multiply-accumulate Circuits and State Machines	183	
	<i>Vassilis Paliouras, Konstantina Karagianni and Yann Oster</i>		
PB-6	Hardware Implementation of a Low-Power K-best MIMO Detector based on a Hybrid Merge Network	191	
	<i>Ibrahim A. Bello, Basel Halak, Mohammed El-Hajjar and Mark Zwolinski</i>		

Session 7	Power and Performance Optimization Techniques for Many-core Systems and 3D ICs		
Date/Time	Wednesday, 4 July 2018 / 10:30 – 11:30 hrs		
S7-1	MEMS-based Runtime Idle Energy Minimization for Bursty Workloads in Heterogeneous Many-Core Systems	198	
	<i>Ali Aalsaud, Haider Alrudainy, Rishad Shafik, Fei Xia and Alex Yakovlev</i>		
S7-2	Model-free Runtime Management of Concurrent Workloads for Energy-Efficient Many-Core Heterogeneous Systems	206	
	<i>Ali Aalsaud, Ashur Rafiev, Fei Xia, Rishad Shafik and Alex Yakovlev</i>		
S7-3	Exploiting Temporal Misalignment to Optimize the Interconnect Performance for 3D Integration	214	
	<i>Lennart Bamberg and Alberto García-Ortiz</i>		

Session 8	Energy-power Estimation and Optimization Techniques		
Date/Time	Wednesday, 4 July 2018 / 11:45 – 12:45 hrs		
S8-1	Coding-aware Link Energy Estimation for 2D and 3D Networks-on-Chip with Virtual Channels	222	
	<i>Lennart Bamberg, Jan Moritz Joseph, Robert Schmidt, Thilo Pionteck and Alberto García-Ortiz</i>		
S8-2	Towards a Cross-Layer Framework for Accurate Power Modeling of Microprocessor Designs	229	
	<i>Monir Zaman, Mustafa M. Shihab, Ayse K. Coskun and Yiorgos Makris</i>		
S8-3	Maximizing Energy Efficiency of On-Chip Caches Exploiting Hybrid Memory Structure	237	
	<i>Hongjie Xu, Jun Shiomi, Tohru Ishihara and Hidetoshi Onodera</i>		

Session 9	Design for Low Power and Security
Date/Time	Wednesday, 4 July 2018 / 14:00 – 15:00 hrs
S9-1	Reconfigurable Switched Capacitor DC-DC Converter for Improved Security in IoT Devices 243 <i>Ruzica Jevtic, Marko Ylitolva and Lauri Koskinen</i>
S9-2	A Systematic Performance Comparison of Ultra Low-Power AES S-Boxes 248 <i>Thomas Vandenabeele, Roel Uytterhoeven, Wim Dehaene and Nele Mentens</i>
S9-3	Backlight Compensation Algorithms to Improve Power Consumption in LED-LCD Displays 254 <i>Konstantinos Oikonomou, Orestis Theodorakopoulos, Georgios Keramidas and Georgios Theodoridis</i>