

2017 International Symposium on Rapid System Prototyping (RSP 2017)

**Seoul, South Korea
19 – 20 October 2017**



**IEEE Catalog Number: CFP17047-POD
ISBN: 978-1-4503-5418-9**

**Copyright © 2017, Association for Computing Machinery, Inc. (ACM)
All Rights Reserved**

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP17047-POD
ISBN (Print-On-Demand):	978-1-4503-5418-9

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Conference Committees	iii
-----------------------------	-----

Session 1

Keynote: Storage Technology Trends for Data-Centric Applications	
<i>Chanik Park, VP Samsung Electronics</i>	

Session 2

Invited paper: Energy-Efficient and Robust Middleware Prototyping for Smart Mobile Computing	2
<i>Saideep Tiku and Sudeep Pasricha</i>	
Constructing Fast and Cycle-Accurate Simulators for Configurable Accelerators Using C++ Templates	9
<i>Michael Witterauf, Frank Hannig and Jürgen Teich</i>	
Prototyping Dynamic Task Migration on Heterogeneous Reconfigurable Systems	16
<i>Arif Wicaksana, Alban Bourge, Olivier Muller, Arif Sasongko and Frédéric Rousseau</i>	
PoliCym: Rapid prototyping of resource management policies for HMPs	23
<i>Tiago Rogério Mück, Bryan Donyanavard and Nikil Dutt</i>	

Session 3

Invited paper: GeCo: Classification Restricted Boltzmann Machine Hardware for On-chip Learning	30
<i>Wooseok Yi, Junki Park, and Jae-Joon Kim</i>	
Simulation-Based Circuit-Activity Estimation for FPGAs Containing Hard Blocks	36
<i>Sean Seeley, Vidya Sankaranaryanan, Zack Deveau, Panagiotis Patros and Kenneth Kent</i>	
Software Platform Dedicated for In-Memory Computing Circuit Evaluation	43
<i>Maha Kooli, Henri-Pierre Charles, Clément Touzet, Bastien Giraud and Jean-Philippe Noel</i>	
Executable Dataflow Benchmark Generation Technique for Multi-Core Embedded Systems	50
<i>Jeonggyu Jang and Hoeseok Yang</i>	

Session 4

Time Synchronization Services for Low-cost Fog Computing Applications	57
<i>Peter Volgyesi, Abhishek Dubey, Timothy Krentz, Istvan Madari, Mary Metelko and Gabor Karsai</i>	
An Analysis of Random Cache Effects on Real-Time Multi-core Scheduling Algorithms	64
<i>Imane Hafnaoui, Chao Chen, Rabeh Ayari, Gabriela Nicolescu and Giovanni Beltrame</i>	
One-Instruction Set Computer-based Multicore Processors for Energy-Efficient Streaming Data Processing ..	71
<i>Minato Yokota, Kaoru Saso and Yuko Hara-Azumi</i>	

Session 5 - Joint Session with HENND 2017

Towards End-to-End Trainable Hardware	
<i>Prof. Yoshua Bengio, University of Montreal</i>	
Mobile/Embedded Neural Networks and Applications	
<i>Prof. Hoi-Jun Yoo, KAIST</i>	

Session 6

<i>Invited paper:</i> The Extendable Translating Instruction Set Simulator (ETISS) interlined with a Code Generation Framework for Fast RISC Prototyping	79
<i>Daniel Mueller-Gritschneider, Martin Diettrich, Marc Greim, Keerthikumara Devarajegowda, Wolfgang Ecker and Ulf Schlichtmann</i>	
<i>Invited paper:</i> Rapid prototyping of IoT applications with Esperanto compiler.....	85
<i>Gyeongmin Lee, Seonyeong Heo, Bongjun Kim, Jong Kim, and Hanjun Kim</i>	
Binary Synthesis Implementing External Interrupt Handler as Independent Module.....	92
<i>Naoya Ito, Yuuki Oosako, Nagisa Ishiura, Hiroyuki Tomiyama and Hiroyuki Kanbara</i>	
Speculative Execution in Distributed Controllers for High-Level Synthesis.....	99
<i>Miho Shimizu, Nagisa Ishiura, Sayuri Ota and Wakako Nakano</i>	
Author Index	106