

2018 IEEE Symposium on VLSI Circuits

**Honolulu, Hawaii, USA
18 – 22 June 2018**



**IEEE Catalog Number: CFP18VLS-POD
ISBN: 978-1-5386-4215-3**

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18VLS-POD
ISBN (Print-On-Demand):	978-1-5386-4215-3
ISBN (Online):	978-1-5386-4214-6
ISSN:	2158-5601

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

PLENARY (CIRCUITS)

HARDWARE-ENABLED ARTIFICIAL INTELLIGENCE	3
<i>William J. Dally ; C. Thomas Gray ; John Poulton ; Brucek Khailany ; John Wilson ; Larry Dennison</i>	
SEMICONDUCTOR TECHNOLOGIES ACCELERATE OUR FUTURE VISION: “ANSHIN PLATFORM”	7
<i>Tsuneo Komatsuzaki ; Yasushi Matsumoto ; Yoshihiko Hiraoka ; Yohei Kaieda ; Hiroki Kunii</i>	

SESSION C2: SRAM DESIGNS

A 290MV ULTRA-LOW VOLTAGE ONE-PORT SRAM COMPILER DESIGN USING A 12T WRITE CONTENTION AND READ UPSET FREE BIT-CELL IN 7NM FINFET TECHNOLOGY	13
<i>Mahmut E. Sinangil ; Yen-Ting Lin ; H. J. Liao ; Jonathan Chang</i>	
A 7NM DOUBLE-PUMPED 6R6W REGISTER FILE FOR MACHINE LEARNING MEMORY	15
<i>Hoan Nguyen ; Jihoon Jeong ; Francois Atallah ; Marc Jansen ; Anthony Polomik ; Daniel Yingling ; Harsha Akkaraju ; Brad Appel ; Rahul Nadkarni ; Keith Bowman</i>	
HALF-AND-HALF COMPARE CONTENT ADDRESSABLE MEMORY WITH CHARGE-SHARING BASED SELECTIVE MATCH-LINE PRECHARGE SCHEME	17
<i>Woong Choi ; Jongsun Park ; Hoonki Kim ; Changnam Park ; Taejoong Song</i>	
12-NM FIN-FET 3.0G-SEARCH/S 80-BIT × 128-ENTRY DUAL-PORT TERNARY CAM	19
<i>Makoto Yabuuchi ; Masao Morimoto ; Koji Nii ; Shinji Tanaka</i>	

SESSION C3: WIRELESS SYSTEMS

A DUAL-MODE CONFIGURABLE RF-TO-DIGITAL RECEIVER IN 16NM FINFET	23
<i>Amv Whitcombe ; B. Nikolić ; Farhana Sheikh ; Erkan Alpman ; Ashoke Ravi</i>	
AN 113DB-LINK-BUDGET BLUETOOTH-5 SOC WITH AN 8DBM 22%-EFFICIENCY TX	25
<i>Tong Wang ; Yosuke Ogasawara ; Yuki Tuda ; Tuan Thanh Ta ; Masayoshi Oshiro ; Jun Ihara ; Tatsuhiko Maruyama ; Toru Hashimoto ; Akihide Sai ; Takashi Tokairin</i>	
FULLY INTEGRATED OOK-POWERED PAD-LESS DEEP SUB-WAVELENGTH-SIZED 5-GHZ RFID WITH ON-CHIP ANTENNA USING ADIABATIC LOGIC IN 0.18μM CMOS	27
<i>Yuta Toeda ; Takumi Fujimaki ; Mototsugu Hamada ; Tadahiro Kuroda</i>	
A FAST TRIPLE-INTERFERER SENSOR (DETECTOR AND DIGITAL ENCODER) WITH IN-SITU REFERENCE FREQUENCY ACQUISITION AT 2.7-TO-3.7GHZ IN 0.13μM CMOS.....	29
<i>Dongseok Shin ; Kwang-Jin Koh</i>	

SESSION C4: MACHINE LEARNING PROCESSORS

STICKER: A 0.41-62.1 TOPS/W 8BIT NEURAL NETWORK PROCESSOR WITH MULTI-SPARSITY COMPATIBLE CONVOLUTION ARRAYS AND ONLINE TUNING ACCELERATION FOR FULLY CONNECTED LAYERS.....	33
<i>Zhe Yuan ; Jinshan Yue ; Huanrui Yang ; Zhibo Wang ; Jinyang Li ; Yixiong Yang ; Qingwei Guo ; Xueqing Li ; Meng-Fan Chang ; Huazhong Yang ; Yongpan Liu</i>	
A SCALABLE MULTI- TERAOPS DEEP LEARNING PROCESSOR CORE FOR AI TRAINING AND INFERENCE	35
<i>Bruce Fleischer ; Sunil Shukla ; Matthew Ziegler ; Joel Silberman ; Jinwook Oh ; Vijavalakshmi Srinivasan ; Jungwook Choi ; Silvia Mueller ; Ankur Agrawal ; Tina Babinsky ; Nianzheng Cao ; Chia-Yu Chen ; Pierce Chuang ; Thomas Fox ; George Gristede ; Michael Guillorn ; Howard Haynie ; Michael Klaiber ; Dongsoo Lee ; Shih-Hsien Lo ; Gary Maier ; Michael Scheuermann ; Swagath Venkataramani ; Christos Vezirtzis ; Naigang Wang ; Fanchieh Yee ; Ching Zhou ; Pong-Fei Lu ; Brian Curran ; Le Chang ; Kailash Gopalakrishnan</i>	
AN ULTRA-HIGH ENERGY-EFFICIENT RECONFIGURABLE PROCESSOR FOR DEEP NEURAL NETWORKS WITH BINARY/TERNARY WEIGHTS IN 28NM CMOS.....	37
<i>Shouyi Yin ; Peng Ouyang ; Jianxun Yang ; Tianyi Lu ; Xiudong Li ; Leibo Liu ; Shaojun Wei</i>	

2.9TOPS/W RECONFIGURABLE DENSE/SPARSE MATRIX-MULTIPLY ACCELERATOR WITH UNIFIED INT8/INT16/FP16 DATAPATH IN 14NM TRI-GATE CMOS	39
<i>Mark Anders ; Himanshu Kaul ; Sanu Mathew ; Vikram Suresh ; Sudhir Satpathy ; Amit Agarwal ; Steven Hsu ; Ram Krishnamurthy</i>	
NEW GENERATION DYNAMICALLY RECONFIGURABLE PROCESSOR TECHNOLOGY FOR ACCELERATING EMBEDDED AI APPLICATIONS.....	41
<i>Taro Fujii ; Takao Toi ; Teruhito Tanaka ; Katsumi Togawa ; Toshiro Kitaoka ; Kengo Nishino ; Noritsugu Nakamura ; Hiroki Nakahara ; Masato Motomura</i>	

SESSION C5: EXTREME WIRELINE TRANSCEIVERS

A 112-GB/S PAM4 TRANSMITTER IN 16NM FINFET	45
<i>KeeHian Tan ; Ping-Chuan Chiang ; Yipeng Wang ; Haibing Zhao ; Arianne Roldan ; Hongyuan Zhao ; Nakul Narang ; Siok Wei Lim ; Declan Carey ; Sai Lalith Chaitanya Ambatipudi ; Parag Upadhyaya ; Yohan Frans ; Ken Chang</i>	
A 112GB/S PAM4 WIRELINE RECEIVER USING A 64-WAY TIME-INTERLEAVED SAR ADC IN 16NM FINFET	47
<i>James Hudner ; Declan Carey ; Ronan Casey ; Kay Hearne ; Pedro Wilson de Abreu Farias Neto ; Ilias Chlis ; Marc Erett ; Chi Fung Poon ; Asma Laraba ; Hongtao Zhang ; Sai Lalith Chaitanya Ambatipudi ; David Mahashin ; Parag Upadhyaya ; Yohan Frans ; Ken Chang</i>	
AN ACTIVE COPPER-CABLE SUPPORTING 56-GBIT/S PAM4 AND 28-GBIT/S NRZ WITH CONTINUOUS TIME LINEAR EQUALIZER IC FOR TO-METERS REACH INTERCONNECTION	49
<i>Koji Maeda ; Takayasu Norimatsu ; Kenji Kogo ; Naohiro Kohmu ; Kei Nishimura ; Izumi Fukasaku</i>	
A 64 GB/S 1.5 PJ/BIT PAM-4 TRANSMITTER WITH 3-TAP FFE AND GM-REGULATED ACTIVE-FEEDBACK DRIVER IN 28 NM CMOS	51
<i>Haram Ju ; Moon-Chul Choi ; Gyu-Seob Jeong ; Deog-Kyoon Jeong</i>	
A 0.3PJ/BIT 112GB/S PAM4 1+0.5D TX-DFE PRECODER AND 8-TAP FFE IN 14NM CMOS	53
<i>T. Toifl ; C. Menolfi ; M. Braendli ; A. Cevrero ; P.A. Francese ; M. Kossel ; L. Kull ; D. Luu ; T. Morf ; I. Ozkaya</i>	

SESSION C6: ADAPTIVE AND APPLICATION SPECIFIC DIGITAL CIRCUITS

MEMORY EXPANSION TECHNOLOGY FOR LARGE-SCALE DATA PROCESSING USING SOFTWARE-CONTROLLED SSD.....	59
<i>E. Yoshida ; S. Kazama ; S. Kuwamura ; S. Gokita ; T. Miyoshi ; Y. Noguchi ; Y. Honda</i>	
AN OUT-OF-ORDER RISC-V PROCESSOR WITH RESILIENT LOW-VOLTAGE OPERATION IN 28NM CMOS	61
<i>Pi-Feng Chiu ; Christopher Celio ; Krste Asanović ; David Patterson ; B. Nikolić</i>	
AN ADAPTIVE BODY-BIASLNA SOC USING IN SITU SLACK MONITORING FOR RUNTIME REPLICAS CALIBRATION.....	63
<i>Mehdi Saligane ; Jeongsup Lee ; Qing Dong ; Makoto Yasuda ; Kazuyuki Kumeno ; Fumitaka Ohno ; Satoru Miyoshi ; Masaru Kawaminami ; David Blaauw ; Dennis Sylvester</i>	
AN ALL-DIGITAL UNIFIED CLOCK FREQUENCY AND SWITCHED-CAPACITOR VOLTAGE REGULATOR FOR VARIATION TOLERANCE IN A SUB-THRESHOLD ARM CORTEX M0 PROCESSOR.....	65
<i>Fahim Ur Rahman ; Sung Kim ; Naveen John ; Roshan Kumar ; Xi Li ; Rajesh Pamula ; Keith A. Bowman ; Visvesh S. Sathe</i>	

SESSION C7: TIME-OF-FLIGHT AND ADVANCED IMAGE SENSORS

A 252 × 144 SPAD PIXEL FLASH LIDAR WITH 1728 DUAL-CLOCK 48.8 PS TDCS, INTEGRATED HISTOGRAMMING AND 14.9-TO-1 COMPRESSION IN 180NM CMOS TECHNOLOGY	69
<i>Scott Lindner ; Chao Zhang ; Ivan Michel Antolovic ; Martin Wolf ; Edoardo Charbon</i>	
A 220 M-RANGE DIRECT TIME-OF-FLIGHT 688 × 384 CMOS IMAGE SENSOR WITH SUB-PHOTON SIGNAL EXTRACTION (SPSE) PIXELS USING VERTICAL AVALANCHE PHOTO-DIODES AND 6 KHZ LIGHT PULSE COUNTERS	71
<i>Shinzo Koyama ; Motonori Ishii ; Shigeru Saito ; Masato Takemoto ; Yugo Nose ; Akito Inoue ; Yusuke Sakata ; Yuki Sugiura ; Manabu Usuda ; Tatsuya Kabe ; Shigetaka Kasuga ; Mitsuyoshi Mori ; Yutaka Hirose ; Akihiro Odagawa ; Tsuyoshi Tanaka</i>	

MULTIPURPOSE, FULLY-INTEGRATED 128×128 EVENT-DRIVEN MD-SIPM WITH 512 16-BIT TDCS WITH 45 PS LSB AND 20 NS GATING	73
<i>A. Carimatto ; A. Ulku ; S. Lindner ; E. D'Aillon ; B. Rae ; S. Pellegrini ; E. Charbon</i>	
A TWO-TAP NIR LOCK-IN PIXEL CMOS IMAGE SENSOR WITH BACKGROUND LIGHT CANCELLING CAPABILITY FOR NON-CONTACT HEART RATE DETECTION.....	75
<i>Chen Cao ; Yuya Shirakawa ; Leyi Tan ; Min-Woong Seo ; Keiichiro Kagawa ; Keita Yasutomi ; Tomohiko Kosugi ; Satoshi Aoyama ; Nobukazu Teranishi ; Norimichi Tsumura ; Shoji Kawahito</i>	

SESSION C8: CTJS: EMERGING MEMORY

LOGIC PROCESS COMPATIBLE 40NM 16MB, EMBEDDED PERPENDICULAR-MRAM WITH HYBRID-RESISTANCE REFERENCE, SUB-μA SENSING RESOLUTION, AND 17.5NS READ ACCESS TIME	79
<i>Yi-Chun Shih ; Chia-Fu Lee ; Yen-An Chang ; Po-Hao Lee ; Hon-Jarn Lin ; Yu-Lin Chen ; Ku-Feng Lin ; Ta-Ching Yeh ; Hung-Chang Yu ; Harry Chuang ; Yu-Der Chih ; Jonathan Chang</i>	
SOT-MRAM 300MM INTEGRATION FOR LOW POWER AND ULTRAFAST EMBEDDED MEMORIES	81
<i>K. Garelo ; F. Yasin ; S. Couet ; L. Souriau ; J. Swerts ; S. Rao ; S. Van Beek ; W. Kim ; E. Liu ; S. Kundu ; D. Tsvetanova ; K. Croes ; N. Jossart ; E. Grimaldi ; M. Baumgartner ; D. Crotti ; A. Fumémont ; P. Gambardella ; G.S. Kar</i>	
HIGH-SPEED VOLTAGE CONTROL SPINTRONICS MEMORY (VOCSM) HAVING BROAD DESIGN WINDOWS	83
<i>Naoharu Shimomura ; Hiroaki Yoda ; Tomoaki Inokuchi ; Katsuhiko Koi ; Hideyuki Sugiyama ; Yushi Kato ; Yuichi Ohsawa ; Altansargai Buyandalai ; Satoshi Shirotori ; Soichi Oikawa ; Mariko Shimizu ; Mizue Ishikawa ; Tiwari Ajay ; Atsushi Kurobe</i>	
ENERGY EFFICIENT ADIABATIC FRAM WITH 0.99 PJ/BIT WRITE FOR IOT APPLICATIONS	85
<i>Supreet Jeloka ; Zhehong Wang ; Ruochen Xie ; Sudhanshu Khanna ; Steven Bartling ; Dennis Sylvester ; D. Blaauw</i>	
14NM FINFET 1.5MB EMBEDDED HIGH-K CHARGE TRAP TRANSISTOR ONE TIME PROGRAMMABLE MEMORY USING DYNAMIC ADAPTIVE PROGRAMMING	87
<i>Eric Hunt-Schroeder ; Darren Anand ; John Fifield ; Mark Jacunski ; Michael Roberge ; Dale Pontius ; Kevin Batson ; Toshiaki Kiriata</i>	

SESSION C9: NYQUIST ADC

A 12-BIT 31.1UW 1MS/S SAR ADC WITH ON-CHIP INPUT-SIGNAL-INDEPENDENT CALIBRATION ACHIEVING 100.4DB SFDR USING 256FF SAMPLING CAPACITANCE	91
<i>Junhua Shen ; Akira Shikata ; Anping Liu ; Frederick Chalifoux</i>	
A 0.5-1.1V 10B ADAPTIVE BYPASSING SAR ADC UTILIZING OSCILLATION CYCLE INFORMATION OF VCO-BASED COMPARATOR.....	93
<i>Zhaoming Ding ; Xiong Zhou ; Qiang Li</i>	
A 2.3-MW, 950-MHZ, 8-BIT FULLY-TIME-BASED SUBRANGING ADC USING HIGHLY-LINEAR DYNAMIC VTC.....	95
<i>Kenichi Ohhata</i>	
A >3GHZ ERBW 1.1GS/S 8B TWO-STEN SAR ADC WITH RECURSIVE-WEIGHT DAC	97
<i>Haiwen Chen ; Xiong Zhot ; Qiang Yu ; Fan Zhang ; Qiang Li</i>	
A 13BIT 5GS/S ADC WITH TIME-INTERLEAVED CHOPPING CALIBRATION IN 16NM FINFET	99
<i>Bruno Vaz ; Bob Verbruggen ; Christophe Erdmann ; Diarmuid Collins ; John Mcgrath ; Ali Boumaalif ; Edward Cullen ; Darragh Walsh ; Alonso Morgado ; Conrado Mesadri ; Brian Long ; Rajitha Pathepuram ; Ronnie De La Torre ; Alvin Manlapat ; Georgios Karyotis ; Dimitris Tsaliagos ; Patrick Lynch ; Peng Lim ; Daire Breathnach ; Brendan Farley</i>	

SESSION C10: JOINT FOCUS SESSION: POWER DEVICES AND CIRCUITS

A SINGLE-TOPOLOGY CONTINUOUSLY-SCALABLE-CONVERSION-RATIO FULLY INTEGRATED SWITCHED-CAPACITOR DC-DC CONVERTER WITH 0-TO-2.22V OUTPUT AND 93% PEAK-EFFICIENCY.....	103
<i>Nicolas Butzen ; Michiel Steyaert</i>	

NEW METHODOLOGY FOR EVALUATING MINORITY CARRIER LIFETIME FOR PROCESS ASSESSMENT.....	105
<i>K. Kakushima ; T. Hoshii ; M. Watanabe ; N. Shizyo ; K. Furukawa ; T. Saraya ; T. Takakura ; K. Ltou ; M. Fukui ; S. Suzuki ; K. Takeuchi ; I. Muneta ; H. Wakabayashi ; Y. Numasawa ; A. Ogura ; S. Nishizawa ; K. Tsutsui ; T. Hiramoto ; H. Ohashi ; H. Iwai</i>	
A QUASI-DIGITAL ULTRA-FAST CAPACITOR-LESS LOW-DROPOUT REGULATOR BASED ON COMPARATOR CONTROL FOR X8 CURRENT SPIKE OF PCRAM SYSTEMS.....	107
<i>Sung-Won Choi ; Yeunhee Huh ; Sang-Hui Park ; Kye-Seok Yoon ; Jun-Suk Bang ; Se-Un Shin ; Yong-Min Ju ; Yujin Yang ; Junghyuk Yoon ; Changyong Ahn ; Taekseung Kim ; Sung-Wan Hong ; Gyu-Hyeong Cho</i>	
0.5V-V_{IN}, 165-MA/MM² FULLY-INTEGRATED DIGITAL LDO BASED ON EVENT-DRIVEN SELF-TRISUERINA CONTROL	109
<i>Doyun Kim ; Sung Kim ; Mingoo Seok ; Hyunju Ham ; Jongwhan Kim</i>	

SESSION C11: FREQUENCY REFERENCES

A CMOS MOLECULAR CLOCK PROBING 231.061-GHZ ROTATIONAL LINE OF OCS WITH SUB-PPB LONG-TERM STABILITY AND 66-MW DC POWER.....	113
<i>Cheng Wang ; Xiang Yi ; Mina Kim ; Yaqing Zhang ; Ruonan Han</i>	
A 64μS START-UP 26/40MHZ CRYSTAL OSCILLATOR WITH NEGATIVE RESISTANCE BOOSTING TECHNIQUE USING RECONFIGURABLE MULTI-STAGE AMPLIFIER.....	115
<i>Masaya Miyahara ; Yukiya Endo ; Kenichi Okada ; Akira Matsuzawa</i>	
A 224 PW 260 PPM/°C GATE-LEAKAGE-BASED TIMER FOR ULTRA-LOW POWER SENSOR NODES WITH SECOND-ORDER TEMPERATURE DEPENDENCY CANCELLATION.....	117
<i>Jongyup Lim ; Taekwang Jang ; Mehdi Saligane ; Makoto Yasuda ; Satoru Miyoshi ; Masaru Kawaminami ; David Blaauw ; Dennis Sylvester</i>	
A SUB-LEAKAGE PW-POWER HZ-RANGE RELAXATION OSCILLATOR OPERATING WITH 0.3V-1.8V UNREGULATED SUPPLY	119
<i>Orazio Aiello ; Paolo Croveti ; Massimo Alioto</i>	

SESSION C12: BIO-MEDICAL INTERFACES

A 0.8V 82.9μW IN-EAR BCI CONTROLLER SYSTEM WITH 8.8 PEF EEG INSTRUMENTATIONAL AMPLIFIER AND WIRELESS BAN TRANSCEIVER.....	123
<i>Jaehyuk Lee ; Kyoung-Rog Lee ; Unsoo Ha ; Ji-Hoon Kim ; Kwonjoon Lee ; Hoi-Jun Yoo</i>	
A BATTERY-POWERED OPTO-ELECTROPHYSIOLOGY NEURAL INTERFACE WITH ARTIFACT-PREVENTING OPTICAL PULSE SHAPING.....	125
<i>Adam E. Mendrela ; Sung-Yun Park ; Mihaly Voroslakos ; Michael P. Flynn ; Euisik Yoon</i>	
ARTIFACT-TOLERANT OPAMP-LESS DELTA-MODULATED BIDIRECTIONAL NEURO-INTERFACE.....	127
<i>M. Reza Pazhouhandeh ; Hossein Kassiri ; Aly Shoukry ; Iliya Wesspapir ; Peter Carlen ; Roman Genov</i>	
A 400GΩ INPUT-IMPEDANCE, 220MV_{PP} LINEAR-INPUT-RANGE, 2.8V_{PP} CM-INTERFERENCE-TOLERANT ACTIVE ELECTRODE FOR NON-CONTACT CAPACITIVELY COUPLED ECG ACQUISITION	129
<i>Mingyi Chen ; Ivan Dario Castro ; Oiuyang Lin ; Tom Torfs ; Filip Tavernier ; Chris Van Hoof ; Nick Van Hellenutte</i>	

SESSION C13: ROBOTICS AND MACHINE LEARNING APPLICATIONS

NAVION: A FULLY INTEGRATED ENERGY-EFFICIENT VISUAL-INERTIAL ODOMETRY ACCELERATOR FOR AUTONOMOUS NAVIGATION OF NANO DRONES.....	133
<i>Amr Suleiman ; Zhengdong Zhang ; Luca Carlone ; Sertac Karaman ; Vivienne Sze</i>	
A1920 $\times$ 1080 25FPS, 2.4TOPS/W UNIFIED OPTICAL FLOW AND DEPTH 6D VISION PROCESSOR FOR ENERGY-EFFICIENT, LOW POWER AUTONOMOUS NAVIGATION	135
<i>Ziyun Li ; Jingcheng Wang ; Dennis Sylvester ; David Blaauw ; Hun-Seok Kim</i>	
B-FACE: 0.2 MW CNN-BASED FACE RECOGNITION PROCESSOR WITH FACE ALIGNMENT FOR MOBILE USER IDENTIFICATION	137
<i>Sanghoon Kang ; Jinmook Lee ; Changhyeon Kim ; Hoi-Jun Yoo</i>	

A 141 UW, 2.46 PJ/NEURON BINARIZED CONVOLUTIONAL NEURAL NETWORK BASED SELF-LEARNING SPEECH RECOGNITION PROCESSOR IN 28NM CMOS.....	139
<i>Shouyi Yin ; Peng Ouyang ; Shixuan Zheng ; Dandan Song ; Xiudong Li ; Leibo Liu ; Shaojun Wei</i>	
A MIXED-SIGNAL BINARIZED CONVOLUTIONAL-NEURAL-NETWORK ACCELERATOR INTEGRATING DENSE WEIGHT STORAGE AND MULTIPLICATION FOR REDUCED DATA MOVEMENT.....	141
<i>Hossein Valavi ; Peter J. Ramadge ; Eric Nestler ; Naveen Verma</i>	

SESSION C14: ADVANCED WIRELINE AND MEMORY INTERFACES

A 0.5-28GB/S WIRELINE TRANCEIVER WITH 15-TAP DFE AND FAST-LOCKING DIGITAL CDR IN 7NM FINFET	145
<i>Jay Im ; S. Chen ; D. Freitas ; A. Chou ; L. Zhou ; I. Zhuang ; T. Cronin ; D. Mahashin ; W. Lin ; K. L. Chan ; H. Zhao ; K. H. Tan ; A. Bekele ; D. Turker ; P. Upadhyaya ; Yohan Frans ; Ken Chang</i>	
A SUB-0.85V, 6.4GBP/S/PIN TX-INTERLEAVED TRANSCIEVER WITH FAST WAKE-UP TIME USING 2-STEP CHARGING CONTROL AND VOHCALIBRATION IN 20NM DRAM PROCESS.....	147
<i>Jin-Hyeok Baek ; Chang-Kyo Lee ; Kiho Kim ; Dae-Sik Moon ; Gil-Hoon Cha ; Jin-Seok Heo ; Minsu Ahn ; Dong-Ju Kim ; Jae-Joon Song ; Seokhong Kwon ; Jongmin Kim ; Kyung-Soo Kim ; Jino Ahn ; Jeong-Sik Nam ; Byungcheol Kim ; Jeong-Hyeon Cho ; Jeong-Hoon Oh ; Seung-Jun Bae ; Indal Song ; Seok-Hun Hyun ; Ilgweon Kim ; Hyuck-Joon Kwon ; Young-Soo Sohn ; Jung-Hwan Choi ; Kwang-Il Park ; Seong-Jin Jang</i>	
A 12.8 GB/S DAISY CHAIN-BASED DOWNLINK I/F EMPLOYING SPECTRALLY COMPRESSED MULTI-BAND MULTIPLEXING FOR HIGH-BANDWIDTH AND LARGE-CAPACITY STORAGE SYSTEMS	149
<i>Yuta Tsubouchi ; Daisuke Miyashita ; Yuji Satoh ; Takashi Toi ; Fumihiko Tachibana ; Makoto Morimoto ; Junii Wadatsumi ; Jun Deguchi</i>	
A DIGITAL-INTENSIVE 2-TO-9.2 GB/S/PIN MEMORY CONTROLLER I/O WITH FAST-RESPONSE LDO IN 10NM CMOS.....	151
<i>Rajesh Inti ; Mozghan Mansuri ; Joe Kennedy ; Hariprasath Venkatram ; Chun-Ming Hsu ; Aaron Martin ; James Jaussi ; Bryan Casper</i>	
AN AUTOMATED SERDES FRONTEND GENERATOR VERIFIED WITH A 16NM INSTANCE ACHIEVING 15 GB/S AT 1.96 PJ/BIT	153
<i>Eric Chang ; Nathan Narevsky ; Jaeduk Han ; Elad Alon</i>	

SESSION C15: CAPACITIVE SENSOR INTERFACES

A 114-AF_{RMS}- RESOLUTION 46-NF/10-MΩ -RANGE DIGITAL-INTENSIVE RECONFIGURABLE RC-TO-DIGITAL CONVERTER WITH PARASITIC-INSENSITIVE FEMTO-FARAD BASELINE SENSING	157
<i>Arup K. George ; Wooyoon Shim ; Minkyu Je ; Junghyup Lee</i>	
A 117DB IN-BAND CMRR 98.5DB SNR CAPACITANCE-TO-DIGITAL CONVERTER FOR SUB-NM DISPLACEMENT SENSING WITH AN ELECTRICALLY FLOATING TARGET	159
<i>Hui Jiang ; Samira Amani ; Johan G. Vogel ; Saleh Heidary Shalmany ; Stoyan Nihtianov</i>	
A 181NW 970μG/$\sqrt$HZ ACCELEROMETER ANALOG FRONT-END EMPLOYING FEEDFORWARD NOISE REDUCTION TECHNIQUE	161
<i>Ippei Akita ; Takayuki Okazawa ; Yoshihiko Kurui ; Akira Fujimoto ; Takashi Asano</i>	
A 2.69UW DUAL QUANTIZATION-BASED CAPACITANCE-TO-DIGITAL CONVERTER FOR PRESSURE, HUMIDITY, AND ACCELERATION SENSING IN 0.18UM CMOS	163
<i>Sujin Park ; Geon-Hwi Lee ; SeongHwan Cho</i>	
AN 8.2 μW 0.14 MM² 16-CHANNEL CDMA-LIKE PERIOD MODULATION CAPACITANCE-TU-DIAITAL CONVERTER WITH REDUCED DATA THROUGHPUT	165
<i>Yuxuan Luo ; Chun-Huat Heng</i>	

SESSION C16: HARDWARE SECURITY

AN ALL-DIGITAL UNIFIED STATIC/DYNAMIC ENTROPY GENERATOR FEATURING SELF-CALIBRATING HIERARCHICAL VON NEUMANN EXTRACTION FOR SECURE PRIVACY-PRESERVING MUTUAL AUTHENTICATION IN IOT MOTE PLATFORMS	169
<i>Sudhir Satpathy ; Sanu Mathew ; Vikram Suresh ; Mark Anders ; Himanshu Kaul ; Amit Agarwal ; Steven Hsu ; Ram Krishnamurthy ; Vivek De</i>	

A 28NM INTEGRATED TRUE RANDOM NUMBER GENERATOR HARVESTING ENTROPY FROM MRAM.....	171
<i>Kaiyuan Yang ; Qing Dong ; Zhehong Wang ; Yi-Chun Shih ; Yu-Der Chih ; Jonathan Chang ; David Blaauw ; Dennis Sylvester</i>	
AN ALL-DIGITAL TRUE-RANDOM-NUMBER GENERATOR WITH INTEGRATED DE-CORRELATION AND BIAS CORRECTION AT 3.2-TO-86 MB/S, 2.58 PJ/BIT IN 65-NM CMOS.....	173
<i>V. Rajesh Pamula ; Xun Sun ; Sung Kim ; Fahim ur Rahman ; Baosen Zhang ; Visvesh S. Sathe</i>	
220MV-900MV 794/584/754 GBPS/W RECONFIGURABLE GF(2⁴)² AES/SMS4/CAMELLIA SYMMETRIC-KEY CIPHER ACCELERATOR IN 14NM TRI-GATE CMOS.....	175
<i>Sudhir Satpathy ; Vikram Suresh ; Sanu Mathew ; Mark Anders ; Himanshu Kaul ; Amit Agarwal ; Steven Hsu ; Ram Krishnamurthy</i>	

SESSION C17: ADVANCED PLLS

A DIGITAL BANG-BANG PHASE-LOCKED LOOP WITH BACKGROUND INJECTION TIMING CALIBRATION AND AUTOMATIC LOOP GAIN CONTROL IN 7NM FINFET CMOS	179
<i>Ting-Kuei Kuan ; Chin-Yang Wu ; Ruei-Pin Shen ; Chih-Hsien Chang ; Kenny Hsieh ; Mark Chen</i>	
AMASS PLL: AN ACTIVE-MIXER-ADOPTED SUB-SAMPLING PLL ACHIEVING AN FOM OF -255.5DB AND A REFERENCE SPUR OF -66.6DBC	181
<i>Dhon-Gue Lee ; Patrick P. Mercier</i>	
A 0.2GHZ TO 4GHZ HYBRID PLL (ADPLL/CHARGE-PUMP-PLL) IN 7NM FINFET CMOS FEATURING 0.619PS INTEGRATED JITTER AND 0.6US SETTLING TIME AT 2.3MW.....	183
<i>Tsung-Hsien Tsai ; Ruey-Bin Sheen ; Chih-Hsien Chang ; Robert Bogdan Staszewski</i>	
153 FSRMS-INTEGRATED-JITTER AND 114-MULTIPLICATION FACTOR PVT-ROBUST 22.8 GHZ RING-LC-HYBRID INJECTION-LOCKED CLOCK MULTIPLIER.....	185
<i>Seojin Choi ; Seyeon Yoo ; Yongsun Lee ; Yongwoo Jo ; Jeonghyun Lee ; Younghyun Lim ; Jaehyouk Choi</i>	

SESSION C18: WIRELESS FOR BIOMEDICAL AND IOT

A WIRELESS IMPLANTABLE ULTRASOUND ARRAY RECEIVER FOR THERMOACOUSTIC IMAGING	189
<i>Ahmed Sawaby ; Max L. Wang ; Ernest So ; Jun-Chau Chien ; Hao Nan ; Butrus T. Khuri-Yakub ; Amin Arbabian</i>	
A 0.04MM³ 16NW WIRELESS AND BATTERYLESS SENSOR SYSTEM WITH INTEGRATED CORTEX-M0+ PROCESSOR AND OPTICAL COMMUNICATION FOR CELLULAR TEMPERATURE MEASUREMENT.....	191
<i>Xiao Wu ; Inhee Lee ; Qing Dong ; Kaiyuan Yang ; Dongkwun Kim ; Jingcheng Wang ; Yimai Peng ; Yiqun Zhang ; Mehdi Saligane ; Makoto Yasuda ; Kazuyuki Kumeno ; Fumitaka Ohno ; Satoru Miyoshi ; Masaru Kawaminami ; Dennis Sylvester ; David Blaauw</i>	
SELF-REGULATED WIRELESS POWER AND SIMULTANEOUS 5MB/S REVERSE DATA OVER ONE PAIR OF COILS.....	193
<i>Jiacheng Pan ; Asad A. Abidi ; Wenlong Jiang ; Dejan Rozgić ; Dejan Marković</i>	
A SINGLE-STAGE, SINGLE-INDUCTOR, 6-INPUT 9-OUTPUT MULTI-MODAL ENERGY HARVESTING POWER MANAGEMENT IC FOR 100μW-120MW BATTERY-POWERED IOT EDGE NODES	195
<i>Suhwan Kim ; Vaibhav Vaidya ; Christopher Schaefer ; Andrew Lines ; Harish Krishnamurthy ; Sheldon Weng ; Xiaosen Liu ; Dileep Kurian ; Tanay Karnik ; Krishnan Ravichandran ; James Tschanz ; Vivek De</i>	

SESSION C19: OVERSAMPLING DATA CONVERTERS

A 1.2V 68μW 98.2DB-DR AUDIO CONTINUOUS-TIME DELTA-SIGMA MODULATOR	199
<i>Changwook Lee ; Moon Hyung Jang ; Youngcheol Chae</i>	
A 0.029MM² 17-FJ/CONV.-STEP CT ΔΣ ADC WITH 2ND-ORDER NOISE-SHAPING SAR QUANTIZER.....	201
<i>Jiaxin Liu ; Shaolan Li ; Wenjuan Guo ; Guangjun Wen ; Nan Sun</i>	
A 77DB SNDR 12.5MHZ BANDWIDTH 0-1 MASH ΣΔ ADC BASED ON THE PIPELINED-SAR STRUCTURE	203
<i>Yan Song ; Yan Zhu ; Chi-Hang Chan ; Li Geng ; Rui Paulo Martins</i>	
A 1.25MS/S TWO-STEP INCREMENTAL ADC WITH 100DB DR AND 110DB SFDR	205
<i>Takato Katayama ; Shiko Miyashita ; Kazuki Sobue ; Koichi Hamashita</i>	

A 550μW 20KHZ BW 100.8DB SNDR LINEAR-EXPONENTIAL MULTI-BIT INCREMENTAL CONVERTER WITH 256-CYCLES IN 65NM CMOS	207
<i>Biao Wang ; Sai-Weng Sin ; U. Seng-Pan ; Franco Malobertr ; R. P. Martins</i>	

SESSION C20: CIRCUITS AND TECHNIQUES

TERAHERTZ RF FRONT-END EMPLOYING EVEN-ORDER SUBHARMONIC MOS SYMMETRIC VARACTOR MIXERS IN 65-NM CMOS FOR HYDRATION MEASUREMENTS AT 560 GHZ.....	211
<i>Qian Zhong ; Wooyeol Choi ; K.O Kenneth</i>	
A SUB-HARMONIC SWITCHING DIGITAL POWER AMPLIFIER WITH HYBRID CLASS-G OPERATION FOR ENHANCING POWER BACK-OFF EFFICIENCY	213
<i>Aoyang Zhang ; Mike Shuo-Wei Chen</i>	
A 5.5 GHZ BACKGROUND-CALIBRATED SUBSAMPLING POLAR TRANSMITTER WITH - 41.3 DB EVM AT 1024 OAM IN 28NM CMOS.....	215
<i>Nereo Markulic ; Pratap Renukaswarny ; Ewout Martens ; Barend van Liempd ; Piet Wambacq ; Jan Craninckx</i>	
A 16-GB/S 0-DB POWER BACK-OFF 16-QAM TRANSMITTER AT 28 GHZ IN 65-NM CMOS	217
<i>Xiangyu Meng ; Can Wang ; Milad Kalantari ; C. Patrick Yue</i>	
A MODULAR 16NM DIRECT-RF TX/RX EMBEDDING 9GS/S DAC AND 4.5GS/S ADC WITH 90DB ISOLATION AND SUB-80PS CHANNEL ALIGNMENT FOR MONOLITHIC INTEGRATION IN 5G BASE-STATION SOC	219
<i>Christophe Erdmann ; Bob Verbruggen ; Bruno Vaz ; Roberto Pelliconi ; John Mcgrath ; Ryan Kinnerk ; Ronnie De La Torre ; John O'Dwyer ; Pat Lynch ; Pdraig Kelly ; Peng Lim ; Daire Breathnach ; Brendan Farley</i>	

SESSION C21: POWER CONVERTERS

A 95.3% PEAK EFFICIENCY, 135NA QUIESCENT CURRENT BUCK-BOOST DC-DC CONVERTER WITH CURRENT-SLOPE-BASED MODE CONTROL	223
<i>Danzhu Lu ; Peng Liu ; Suyi Yao ; Langyuan Wang ; Jie He</i>	
A HYBRID DUAL-PATH STEP-DOWN CONVERTER WITH 96.2% PEAK EFFICIENCY USING A 250MΩ LARGE-DCR INDUCTOR.....	225
<i>Yeunhee Huh ; Se-Un Shin ; Sung-Wan Hong ; Young-Jin Woo ; Yong-Min Ju ; Sung-Won Choi ; Gyu-Hyeong Cho</i>	
A 92.8% EFFICIENCY ADAPTIVE-ON/OFF-TIME CONTROL 3-LEVEL BUCK CONVERTER FOR WIDE CONVERSION RATIO WITH SHARED CHARGE PUMP INTERMEDIATE VOLTAGE REGULATOR.....	227
<i>Yuki Karasawa ; Takano Fukuoka ; Kousuke Miyaji</i>	
AN ULTRA-LOW QUIESCENT CURRENT 250NA LOW DROPOUT REGULATOR FOR NO-LOAD TO 10MA INTERNET-OF-EVERYTHING APPLICATIONS.....	229
<i>Shao-Qi Chen ; Chia-Ming Huang ; Ke-Hong Chen ; Ying-Hsi Lin ; Shian-Ru Lin ; Tsung-Yen Tsai</i>	
A FULLY INTEGRATED 700MA EVENT-DRIVEN DIGITAL LOW-DROPOUT REGULATOR WITH RESIDUE-TRACKING LOOP FOR FINE-GRAINED POWER MANAGEMENT UNIT.....	231
<i>Jun-Eun Park ; Deog-Kyoon Jeong</i>	

SESSION C22: ADVANCED AMPLIFIERS

A 1MW -101DB THD+N CLASS-AB HIGH-FIDELITY HEADPHONE DRIVER IN 65NM CMOS.....	235
<i>Nandish Mehta ; Johan Huijsing ; Vladimir Stojanović</i>	
A 2.2 NEF NEURAL-RECORDING AMPLIFIER USING DISCRETE-TIME PARAMETRIC AMPLIFICATION	237
<i>T. Jang ; J. Lim ; K. Choo ; S. Nason ; J. Lee ; S. Oh ; S. Jeong ; C. Chestek ; D. Sylvester ; D. Blaauw</i>	
6.5μW 92.3DB-DR BIOPOTENTIAL-RECORDING FRONT-END WITH 360MV_{pp} LINEAR INPUT RANGE	239
<i>Jun-Suk Bang ; Hyuntak Jeon ; Minkyu Je ; Gyu-Hyeong Cho</i>	
A 0.6V 54DB SNR ANALOG FRONTEND WITH 0.18% THD FOR LOW POWER SENSORY APPLICATIONS IN 65NM CMOS	241
<i>Komail Badami ; Kushal Dakshina Murthy ; Pieter Harpe ; Marian Verhelst</i>	

SESSION C23: NEXT GENERATION SENSORS

A 5500FPS 85GOPS/W 3D STACKED BSI VISION CHIP BASED ON PARALLEL IN-FOCAL-PLANE ACQUISITION AND PROCESSING	245
<i>L. Millet ; S. Chevobbe ; C. Andriamisaina ; E. Beigne ; F. Guellec ; T. Dombek ; L. Benaissa ; E. Deschaseaux ; M. Duranton ; K. Benchehida ; M. Darouich ; M. Lepecq</i>	
A 2PJ/PIXEL/DIRECTION MIMO PROCESSING BASED CMOS IMAGE SENSOR FOR OMNIDIRECTIONAL LOCAL BINARY PATTERN EXTRACTION AND EDGE DETECTION	247
<i>Xiaopeng Zhong ; Qian Yu ; Amine Bermak ; Chi-Ying Tsui ; May-Kay Law</i>	
ROOM-TEMPERATURE QUANTUM SENSING IN CMOS: ON-CHIP DETECTION OF ELECTRONIC SPIN STATES IN DIAMOND COLOR CENTERS FOR MAGNETOMETRY	249
<i>Mohamed I. Ibrahim ; Christopher Foy ; Donggyu Kim ; Dirk R. Englund ; Ruonan Han</i>	
A 179-LUX ENERGY-AUTONOMOUS FULLY-ENCAPSULATED 17-MM³ SENSOR NODE WITH INITIAL CHARGE DELAY CIRCUIT FOR BATTERY PROTECTION	251
<i>Inhee Lee ; Gyouho Kim ; Eunseong Moon ; Seokhyeon Jeong ; Dongkwun Kim ; Jamie Phillips ; David Blaauw</i>	

SESSION C24: MACHINE LEARNING FOR HEALTH AND NEURO INSPIRED PROCESSING

A 4096-NEURON 1M-SYNAPSE 3.8PJ/SOP SPIKING NEURAL NETWORK WITH ON-CHIP STDP LEARNING AND SPARSE WEIGHTS IN 10NM FINFET CMOS.....	255
<i>Gregory K. Chen ; Raghavan Kumar ; H. Ekin Sumbul ; Phil C. Knag ; Ram K. Krishnamurthy</i>	
A 0.76MM² 0.22NJ/PIXEL DL-ASSISTED 4K VIDEO ENCODER LSI FOR QUALITY-OF-EXPERIENCE OVER SMART-PHONES.....	257
<i>Tsu-Ming Liu ; Chang-Hung Tsai ; Tung-Hsing Wu ; Jia-Ying Lin ; Li-Heng Chen ; Han-Liang Chou ; Chi-Cheng Ju</i>	
A 1.9MW SVM PROCESSOR WITH ON-CHIP ACTIVE LEARNING FOR EPILEPTIC SEIZURE CONTROL	259
<i>Shuo-An Huang ; Kai-Chieh Chang ; Horng-Huei Liou ; Chia-Hsiang Yang</i>	
A 12.6MW 573-2,901KS/S RECONFIGURABLE PROCESSOR FOR RECONSTRUCTION OF COMPRESSIVELY-SENSED PHYSIOLOGICAL SIGNALS.....	261
<i>Yu-Zhe Wang ; Yao-Pin Wang ; Yi-Chung Wu ; Chia-Hsiang Yang</i>	
PHASEMAC: A 14 TOPS/W 8BIT GRO BASED PHASE DOMAIN MAC CIRCUIT FOR IN-SENSOR-COMPUTED DEEP LEARNING ACCELERATORS	263
<i>Kentaro Yoshioka ; Yosuke Toyama ; Koichiro Ban ; Daisuke Yashima ; Shigeru Maya ; Akihide Sai ; Kohei Onizuka</i>	

SESSION C25: WIRELINE BUILDING BLOCKS

A 50GB/S 1.6PJ/B RX DATA-PATH WITH QUARTER-RATE 3-TAP SPECULATIVE DFE.....	267
<i>Pier Andrea Francese ; Alessandro Cevrero ; Ilter Ozkaya ; Matthias Brandli ; Christian Menolfi ; Thomas Morf ; Marcel Kossel ; Lukas Kull ; Danny Luu ; Thomas Toifl</i>	
AN INVERTER-BASED ANALOG FRONT END FOR A 56 GB/S PAM4 WIRELINE TRANSCEIVER IN 16NM CMOS	269
<i>Kevin Zheng ; Yohan Frans ; Sai Lalith Ambatipudi ; Santiago Asuncion ; Hari Teja Reddy ; Ken Chang ; Boris Murmann</i>	
A 14 μM $\times$ 26 μM 20-GB/S 3-MW CDR CIRCUIT WITH HIGH JITTER TOLERANCE.....	271
<i>Long Kong ; Yikun Chang ; Behzad Razavi</i>	
A 40GB/S OPTICAL NRZ TRANSMITTER BASED ON MONOLITHIC MICRORING MODULATORS IN 45NM SOI CMOS.....	273
<i>Sen Lin ; Sajjad Moazeni ; Vladimir Stojanovic</i>	
A 10-BIT 20–40 GS/S ADC WITH 37 DB SNDR AT 40 GHZ INPUT USING FIRST ORDER SAMPLING BANDWIDTH CALIBRATION	275
<i>Lukas Kull ; Danny Luu ; Christian Menolfi ; Thomas Morf ; Pier Andrea Francese ; Matthias Braendli ; Marcel Kossel ; Alessandro Cevrero ; Ilter Ozkaya ; Thomas Toifl</i>	

Author Index