

2018 21st Euromicro Conference on Digital System Design (DSD 2018)

**Prague, Czech Republic
29 – 31 August 2018**



IEEE Catalog Number: CFP18291-POD
ISBN: 978-1-5386-7378-2

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18291-POD
ISBN (Print-On-Demand):	978-1-5386-7378-2
ISBN (Online):	978-1-5386-7377-5

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

2018 21st Euromicro Conference on Digital System Design DSD 2018

Table of Contents

Message from the General Chair	. xix
Message from the Program Chairs	. xx
DSD 2018 Committees	. xxii
DSD 2018 Program Committee	. xxiii
Additional Reviewers	. xxxiv

Main

Memory

Memory Aware Packet Matching Architecture for High-Speed Networks	. 1
<i>Michal Kekely (FIT BUT), Lukas Kekely (CESNET, a. l. e.), and Jan Korenek (IT4Innovations Centre of Excellence, FIT BUT)</i>	
Real-Time Emulation of Multiple NAND Flash Channels by Exploiting the DRAM Memory of High-end Servers	. 9
<i>Nikolaos Toulgaridis (University of Patras), Eleni Bougioukou (University of Patras), and Theodore Antonakopoulos (University of Patras)</i>	
High-Speed Configuration Strategy for Configurable Logic Block-Based TCAM Architecture on FPGA	. 16
<i>Inayat Ullah (Chosun University, Gwangju, South Korea), Umar Afzaal (Chosun University, Gwangju, South Korea), Zahid Ullah (CECOS University of IT & Emerging Sciences, Peshawar, Pakistan), and Jeong-A Lee (Chosun University, Gwangju, South Korea)</i>	

Architecture/Arithmetics/Computing

Architectural Exploration of Function Computation Based on Cubic Polynomial Interpolation with Application in Deep Neural Networks	. 22
<i>Shen-Fu Hsiao (National Sun Yat-Sen University), Yu-Chang Chen (National Sun Yat-Sen University), and Hsiang-Hao Liang (Synopsys Taiwan Co.)</i>	
Measurement Based Execution Time Analysis of GPGPU Programs via SE+GA	. 30
<i>Adrian Horga (Linköping University), Sudipta Chattopadhyay (Singapore University of Technology and Design), Petru Eles (Linköping University), and Zebo Peng (Linköping University)</i>	

Heavy-Hitter Detection Using a Hardware Sketch with the Countmin-CU Algorithm	.38.....
<i>Antonio Saavedra (Universidad de Concepcion), Cecilia Hernández (Universidad de Concepcion, and Center of Biotechnology and Bioengineering (CeBiB)), and Miguel Figueroa (Universidad de Concepcion)</i>	
A Novel Hardware-Accelerated Priority Queue for Real-Time Systems	.46.....
<i>Lukáš Kohutka (Slovak University of Technology in Bratislava), Lukáš Nagy (Slovak University of Technology in Bratislava), and Viera Stopjaková (Slovak University of Technology in Bratislava)</i>	
Datawidth-Aware Energy-Efficient Multipliers: A Case for Going Sign Magnitude	.54.....
<i>Luc Waeijen (Eindhoven University of Technology), Hailong Jiao (Eindhoven University of Technology), Henk Corporaal (Eindhoven University of Technology), and Yifan He (Eindhoven University of Technology & Xiamen University of Technology)</i>	

Chip Design

Trends in On-chip Dynamic Resource Management	.62.....
<i>Kasra Moazzemi (University of California, Irvine), Anil Kanduri (University of Turku, Finland), Dávid Juhász (Vienna University of Technology, Austria. Imsys AB, Stockholm, Sweden), Antonio Miele (Politecnico di Milano, Italy), Amir M. Rahmani (University of California, Irvine. Technische Universität Wien, Austria), Pasi Liljeberg (University of Turku, Finland), Axel Jantsch (Vienna University of Technology, Austria), and Nikil Dutt (University of California, Irvine)</i>	
FPGA Placement Improvement Using a Genetic Algorithm and the Routing Algorithm as a Cost Function	.70...
<i>Francisco Javier Veredas (Universidad Nacional de Educacion a Distancia) and Enrique J. Carmona (Universidad Nacional de Educacion a Distancia)</i>	
Fault-Tolerant Deployment of Dataflow Applications Using Virtual Processors	.77.....
<i>Reinier van Kampenhout (Eindhoven University of Technology), Sander Stuijk (Eindhoven University of Technology), and Kees Goossens (Eindhoven University of Technology, Topic Embedded Products)</i>	
Novel Feature Vectors Considering Distances between Wires for Lithography Hotspot Detection	.85.....
<i>Gaku Kataoka (Hiroshima City University), Masato Inagi (Hiroshima City University), Shinobu Nagayama (Hiroshima City University), and Shin'ichi Wakabayashi (Hiroshima City University)</i>	

Image Processing/Coding

Multimodal Image Registration between SWIR and LWIR Images in an Embedded System	.91.....
<i>Javier Cárdenas (Universidad de Concepcion) and Miguel Figueroa (Universidad de Concepcion)</i>	
A Reconfigurable Fractional Interpolation Hardware for VVC Motion Compensation	.99.....
<i>Hasan Azgin (Sabanci University), Ahmet Can Mert (Sabanci University), Ercan Kalali (Sabanci University), and Ilker Hamzaoglu (Sabanci University)</i>	

Memory-Centric Flooded LDPC Decoder Architecture Using Non-surjective Finite Alphabet Iterative Decoding .104.....

Oana Boncalo (University Politehnica Timisoara), Alexandru Amaricai (University Politehnica Timisoara), and Sergiu Nimara (University Politehnica Timisoara)

High-Throughput One-Channel RS(255,239) Decoder .110.....

Gabriele Perrone (ABB SACE), Javier Valls (Universitat Politècnica de Valencia), Vicente Torres (Universitat Politècnica de Valencia), and Francisco Miguel García-Herrero (European University Miguel de Cervantes)

Simulation/Modeling/Education

COSSIM: An Open-Source Integrated Solution to Address the Simulator Gap for Systems of Systems .115.....

Andreas Brokalakis (Synelixis Solutions Ltd), Nikolaos Tampouratzis (Telecommunications Systems Institute), Antonios Nikitakis (Synelixis Solutions Ltd), Ioannis Papaefstathiou (Synelixis Solutions Ltd), Stamatis Andrianakis (Telecommunications Systems Institute), Danilo Pau (Advanced System Technology, STMicroelectronics), Emanuele Plebani (Advanced System Technology, STMicroelectronics), Marco Paracchini (Politecnico di Milano), Marco Marcon (Politecnico di Milano), Ioannis Sourdis (Chalmers University of Technology), Prajith Ramakrishnan Geethakumari (Chalmers University of Technology), Maria Carmen Palacios (Tecnalia Research and Innovation), Miguel Angel Anton (Tecnalia Research and Innovation), and Attila Szasz (SEARCH-LAB)

Compositional Dataflow Modelling for Cyclo-Static Applications .121.....

Hadi Alizadeh Ara (Eindhoven University of Technology), Marc Geilen (Eindhoven University of Technology), Amir Behrouzian (Eindhoven University of Technology), Twan Basten (Eindhoven University of Technology), and Dip Goswami (Eindhoven University of Technology)

Timing Prediction for Service-Based Applications Mapped on Linux-Based Multi-core Platforms .130.....

Ruben Jonk (Eindhoven University of Technology), Jeroen Voeten (ESI, TNO; Eindhoven University of Technology), Marc Geilen (Eindhoven University of Technology), Twan Basten (Eindhoven University of Technology; ESI, TNO), and Ramon Schiffelers (ASML; Eindhoven University of Technology)

Modeling RISC-V Processor in IP-XACT .140.....

Esko Pekkarinen (Tampere University of Technology) and Timo D. Hämäläinen (Tampere University of Technology)

KETCube – The Universal Prototyping IoT Platform .148.....

Jan Belohoubek (University of West Bohemia in Pilsen), Jiří Cengery (University of West Bohemia in Pilsen), Jaroslav Freisleben (University of West Bohemia in Pilsen), Petr Kašpar (University of West Bohemia in Pilsen), and Aleš Hamáček (University of West Bohemia in Pilsen)

Main Posters

Flexible and Resource Efficient FPGA-Based Quad Data Rate Memory Interface Design for High-Speed Data Acquisition Systems .155..... <i>Nizam Ayyildiz (ASELSAN Inc.)</i>
Design and Implementation of an HCI Based Peer to Peer APDU Protocol .159..... <i>Lukas Gressl (ITI TU Graz), Ulrich Neffe (NXP Semiconductors Austria GmbH), and Christian Steger (ITI TU Graz)</i>
Visualization of Memory Map Information in Embedded System Design .163..... <i>Mikko Teuho (Tampere University of Technology), Esko Pekkarinen (Tampere University of Technology), and Timo Hämäläinen (Tampere University of Technology)</i>
A Versatile PCM-Based Circuits Emulator and Its Use on Implementing Linear Algebra Functions .167..... <i>Anastasios Petropoulos (University of Patras) and Theodore Antonakopoulos (University of Patras)</i>
Embedded Operating System Optimization through Floating to Fixed Point Compiler Transformation .172..... <i>Daniele Cattaneo (Politecnico di Milano), Antonio Di Bello (Politecnico di Milano), Stefano Cherubin (Politecnico di Milano), Federico Terraneo (Politecnico di Milano), and Giovanni Agosta (Politecnico di Milano)</i>
Attack Surface Modeling and Assessment for Penetration Testing of IoT System Designs .177..... <i>Yasamin Mahmoodi (FZI Forschungszentrum Informatik), Sebastian Reiter (FZI Forschungszentrum Informatik), Alexander Viehl (FZI Forschungszentrum Informatik), Oliver Bringmann (Universität Tübingen), and Wolfgang Rosenstiel (Universität Tübingen)</i>

DTFT: Dependability, Testing and Fault Tolerance in Digital Systems

DUSTER: DUal Source Write TERmination Method for STT-RAM Memories .182..... <i>Saeed S. Faraji (Amirkabir University of Technology (Tehran Polytechnic)), Javad Talafy (Amirkabir University of Technology (Tehran Polytechnic)), Amir M. Hajisadeghi (Amirkabir University of Technology (Tehran Polytechnic)), and Hamid R. Zarandi (Amirkabir University of Technology (Tehran Polytechnic))</i>
Error Correctable Approximate Multiplier with Area/Power Efficient Design Through Mixed CMOS/PTL .190 <i>Tooba Arifeen (Chosun University), Abdus Sami Hassan (Chosun University), and Jeong A Lee (Chosun University)</i>
Effect of FPGA Circuit Implementation on Error Detection Using Logic Implication Checking .196..... <i>Umar Afzaal (Chosun University), Abdus Sami Hassan (Chosun University), Tooba Arifeen (Chosun University), and Jeong A Lee (Chosun University)</i>
D-SET Mitigation Using Common Clock Tree Insertion Techniques for Triple-Clock TMR Flip-Flop .201..... <i>Oliver Schrape (IHP), Anselm Breitenreiter (IHP), Marko Andjelkovic (IHP), and Milos Krstic (IHP)</i>

Optimal Dependability and Fine Granular Error Resilience Methodology for Reconfigurable Systems .206.....	
<i>Farnoosh Hosseinzadeh (Brandenburg University of Technology Cottbus-Senftenberg), Petr Pfeifer (Brandenburg University of Technology Cottbus-Senftenberg), and Heinrich Theodor Vierhaus (Brandenburg University of Technology Cottbus-Senftenberg)</i>	
Program Generation Through a Probabilistic Constrained Grammar .214.....	
<i>Ondrej Cekan (Brno University of Technology, Centre of Excellence IT4Innovations), Jakub Podivinsky (Brno University of Technology, Centre of Excellence IT4Innovations), and Zdenek Kotasek (Brno University of Technology, Centre of Excellence IT4Innovations)</i>	
A Generic Methodology to Compute Design Sensitivity to SEU in SRAM-Based FPGA .221.....	
<i>Mahsa Mousavi (Technical university of Eindhoven (TUE)), Hamid Reza Pourshaghaghi (Technical university of Eindhoven (TUE)), Mohammad Tahghighi (Hong Kong University of Science and Technology), Roel Jordans (Technical university of Eindhoven (TUE)), and Henk Corporaal (Technical university of Eindhoven (TUE))</i>	
Evaluation Platform for Testing Fault Tolerance Properties: Soft-core Processor-Based Experimental Robot Controller .229.....	
<i>Jakub Podivinsky (Brno University of Technology, Centre of Excellence IT4Innovations), Jakub Lojda (Brno University of Technology, Centre of Excellence IT4Innovations), Ondrej Cekan (Brno University of Technology, Centre of Excellence IT4Innovations), and Zdenek Kotasek (Brno University of Technology, Centre of Excellence IT4Innovations)</i>	
MOMENT: A Cross-Layer Method to Mitigate Multiple Event Transients in Combinational Circuits .237.....	
<i>Amir M. Hajisadeghi (Amirkabir University of Technology (Tehran Polytechnic)), Hossein Bardareh (Amirkabir University of Technology (Tehran Polytechnic)), and Hamid R. Zarandi (Amirkabir University of Technology (Tehran Polytechnic))</i>	
FT-EST Framework: Reliability Estimation for the Purposes of Fault-Tolerant System Design Automation.244	
<i>Jakub Lojda (Brno University of Technology, Centre of Excellence IT4Innovations), Jakub Podivinsky (Brno University of Technology, Centre of Excellence IT4Innovations), Ondrej Cekan (Brno University of Technology, Centre of Excellence IT4Innovations), Richard Panek (Brno University of Technology, Centre of Excellence IT4Innovations), and Zdenek Kotasek (Brno University of Technology, Centre of Excellence IT4Innovations)</i>	

ASAASIT: Architectures and Systems for Automotive, Aeronautic, Space and Intelligent Transportation

A Hypervisor Architecture for Low-Power Real-Time Embedded Systems .252.....	
<i>Tomaso Poggi (IK4-Ikerlan), Peio Onaindia (IK4-Ikerlan), Mikel Azkarate-askatsua (IK4-Ikerlan), Kim Griettner (OFFIS Institute for Information Technolog), Maher Fakih (OFFIS Institute for Information Technolog), Salvador Peiró (Fent Innovative Software Solutions), and Patricia Balbastre (Fent Innovative Software Solutions)</i>	

Segmentation of Hyperspectral Images Using Quantized Convolutional Neural Networks	.260.....
<i>Pablo Ribalta (Silesian University of Technology), Michal Marcinkiewicz (KP Labs), and Jakub Nalepa (Silesian University of Technology)</i>	
Design of a Low-Level Radar and Time-of-Flight Sensor Fusion Framework	.268.....
<i>Josef Steinbaeck (Infineon Technologies Austria AG), Christian Steger (Graz University of Technology), Gerald Holweg (Infineon Technologies Austria AG), and Norbert Druml (Infineon Technologies Austria AG)</i>	

ASAASIT Poster

Design and Implementation of Low-Cost LK Optical Flow Computation for Images of Single and Multiple Levels	.276.....
<i>Shen-Fu Hsiao (National Sun Yat-Sen University) and Chen-Yen Tsai (National Sun Yat-Sen University)</i>	

DCPS: Design of Cyber-Physical Systems

Intelligent Security Measures for Smart Cyber Physical Systems	.280.....
<i>Muhammad Shafique (Institute of Computer Engineering, Vienna University of Technology (TU Wien), Austria), Faiq Khalid (Institute of Computer Engineering, Vienna University of Technology (TU Wien), Austria), and Semeen Rehman (Institute of Computer Technology, Vienna University of Technology (TU Wien), Austria)</i>	
Designing Energy Efficient Approximate Multipliers for Neural Acceleration	.288.....
<i>Sayandip De (Eindhoven University of Technology), Jos Huisken (Eindhoven University of Technology), and Henk Corporaal (Eindhoven University of Technology)</i>	
Resource-Aware Decentralization of a UKF-Based Cooperative Localization for Networked Mobile Robots	.296.....
<i>Seyyed Ahmad Razavi (University of California, Irvine), Eli Bozorgzadeh (University of California, Irvine), Kanghee Kim (Soongsil University, Seoul, Korea), and Solmaz Kia (University of California, Irvine)</i>	
Design Optimization of Cyber-Physical Systems by Partitioning and Coordination: A Study on Mechatronic Systems	.304.....
<i>Pouya Mahdavipour Vahdati (KTH Royal Institute of Technology)</i>	
Stability Verification of Self-Timed Control Systems Using Model-Checking	.312.....
<i>Viktorio Semir el Hakim (University of Twente) and Marco Jan Gerrit Bekooij (University of Twente, NXP Semiconductors)</i>	
Optimising Quality-of-Control for Data-Intensive Multiprocessor Image-Based Control Systems Considering Workload Variations	.320.....
<i>Sajid Mohamed (Eindhoven University of Technology), Diqing Zhu (Eindhoven University of Technology), Dip Goswami (Eindhoven University of Technology), and Twan Basten (Eindhoven University of Technology; ESI, TNO)</i>	

Circuit Inspired Modeling Method for Irrigation328
<i>Davit Hovhannisyan (University of California, Irvine), Ahmed Eltawil (University of California, Irvine), Mohammad Al Faruque (University of California, Irvine), and Fadi Kurdahi (University of California, Irvine)</i>	

DCPS Posters

A Heuristic for Variable Re-Entrant Scheduling Problems336
<i>Roel van der Tempel (Océ Technologies), Joost van Pinxten (Eindhoven University of Technology), Marc Geilen (Eindhoven University of Technology), and Umar Waqas (Eindhoven University of Technology)</i>	
Building Distributed Co-Simulations Using CoHLA342
<i>Thomas Nägele (Radboud University), Jozef Hooman (Radboud University & ESI (TNO)), and Jack Sleutters (ESI (TNO))</i>	
RailCheck: A WSN-Based System for Condition Monitoring of Railway Infrastructure347
<i>Jan Sramota (NTNU) and Amund Skavhaug (NTNU)</i>	
Co-simulation Framework for Control, Communication and Traffic for Vehicle Platoons352
<i>Amr Ibrahim (Eindhoven University of Technology), Chetan Belagal Math (Eindhoven University of Technology), Dip Goswami (Eindhoven University of Technology), Twan Basten (Eindhoven University of Technology), and Hong Li (NXP Semiconductors, Eindhoven, The Netherlands)</i>	

AMDL: Applications, Architectures, Methods and Tools for Machine - and Deep Learning

Quantization of Constrained Processor Data Paths Applied to Convolutional Neural Networks357
<i>Barry de Bruin (Eindhoven University of Technology), Zoran Zivkovic (Intel), and Henk Corporaal (Eindhoven University of Technology)</i>	
CoNNA – Compressed CNN Hardware Accelerator365
<i>Rastislav Struharik (University of Novi Sad, Faculty of Technical Sciences), Bogdan Vukobratović (Kortiq GmbH), Andrea Erdeljan (University of Novi Sad, Faculty of Technical Sciences, Novi Sad, Serbia), and Damjan Rakanović (University of Novi Sad, Faculty of Technical Sciences, Novi Sad, Serbia)</i>	
Run-time Mapping Algorithm for Dynamic Workloads on Heterogeneous MPSoCs Platforms373
<i>Sima Sinaei (University of Tehran) and Omid Fatemi (University of Tehran)</i>	
FPGA Based Reconfigurable Coprocessor for Deep Convolutional Neural Network Training381
<i>Sajna Remi Clere (Indian Institute of Science), Sachin Sethumadhavan (Indian Institute of Science), and Kuruvilla Varghese (Indian Institute of Science)</i>	
Generation of a Diagnosis Model for Hybrid-Electric Vehicles Using Machine Learning389
<i>Simon Meckel (University of Siegen), Roman Obermaisser (University of Siegen), and Jie-Uei Yang (University of Siegen)</i>	

ADONN: Adaptive Design of Optimized Deep Neural Networks for Embedded Systems	.397.....
<i>Mohammad Loni (Mälardalen University), Masoud Daneshatalab (Mälardalen University), and Mikael Sjödin (Mälardalen University)</i>	
Embedded Real-Time Fall Detection with Deep Learning on Wearable Devices	.405.....
<i>Emanuele Torti (University of Pavia), Alessandro Fontanella (University of Pavia), Mirto Musci (University of Pavia), Nicola Blago (University of Pavia), Danilo Pau (STMicroelectronics), Francesco Leporati (University of Pavia), and Marco Piastra (University of Pavia)</i>	
A Machine Learning Approach for Area Prediction of Hardware Designs from Abstract Specifications	.413....
<i>Elena Zennaro (Infineon Technologies), Lorenzo Servadei (Infineon Technologies), Keerthikumara Devarajegowda (Infineon Technologies), and Wolfgang Ecker (Infineon Technologies)</i>	

AMDЛ Poster

Inter-Patient ECG Classification Using Deep Convolutional Neural Networks	.421.....
<i>Janne Takalo-Mattila (VTT Technical Research Centre of Finland), Jussi Kiljander (VTT Technical Research Centre of Finland), and Juha-Pekka Soininen (VTT Technical Research Centre of Finland)</i>	

ASHWPA: Advanced Systems in Healthcare, Wellness and Personal Assistance

Self-Aware Wearable Systems in Epileptic Seizure Detection	.426.....
<i>Farnaz Forooghifar (EPFL), Amir Aminifar (EPFL), and David Atienza Alonso (EPFL)</i>	
Exploring the Usage of Time-of-Flight Cameras for Contact and Remote Photoplethysmography	.433.....
<i>Caterina Nahler (Infineon Technologies Austria AG), Bernhard Feldhofer (Infineon Technologies Austria AG), Matthias Ruether (Institute for Computer Graphics and Vision, Graz University of Technology), Gerald Holweg (Infineon Technologies Austria AG), and Norbert Druml (Infineon Technologies Austria AG)</i>	
SEEK: SIP-Based Emergency Embedded Framework Supports Elderly and Disabled to Perform Emergency Calls	.442.....
<i>Foteini Andriopoulou, Anastatis Fanariotis (Hellenic Open University), and Theofanis Orphanoudakis (Hellenic Open University)</i>	
Virtual White Cane Featuring Time-of-Flight 3D Imaging Supporting Visually Impaired Users	.450.....
<i>Norbert Druml (Infineon Technologies Austria AG), Thomas Pietsch (Infineon Technologies Austria AG), Markus Dielacher (Infineon Technologies Austria AG), Christian Steger (Graz University of Technology), Marcus Baumgart (Carinthian Tech Research), Cristina Consani (Carinthian Tech Research), Thomas Herndl (Infineon Technologies Austria AG), and Gerald Holweg (Infineon Technologies Austria AG)</i>	

The Accuracy and Efficacy of Real-Time Compressed ECG Signal Reconstruction on a Heterogeneous Multicore Edge-Device .458.....	
<i>Mohammed Al Disi (Qatar University), Hamza Djelouat (Qatar University), Abbes Amira (Qatar University), and Faycal Bensaali (Qatar University)</i>	
MATISSE: A Smart Hospital Ecosystem .464.....	
<i>Christos Zachariadis (Therapaenis P.C., Chalkis, Greece), Terpsichori H. Velivassaki (Therapaenis P.C., Chalkis, Greece, Synelixis Solutions S.A., Chalkis, Greece), Theodore Zahariadis (Synelixis Solutions S.A., Chalkis, Greece), Konstantinos Railis (Synelixis Solutions S.A., Chalkis, Greece), and Helen C. Leligou (Synelixis Solutions S.A., Chalkis, Greece)</i>	
A Novel Low-Complexity VLSI Architecture for an EEG Feature Extraction Platform .472	
<i>Dakila Serasinghe (University of Moratuwa), Duvindu Piyasena (University of Moratuwa), and Ajith Pasqual (University of Moratuwa)</i>	

ASHWPA Posters

Towards Spectral Pulse Oximetry Independent of Motion Artifacts .479.....	
<i>Alejandro Von Chong (ENSEA), Mehdi Terosiet (ENSEA), Aymeric Histace (ENSEA), and Olivier Romain (ENSEA)</i>	
Toward an OFDM-Based Technique for Electrochemical Impedance Spectroscopy .484.....	
<i>Edwin De Roux (ENSEA), M. Terosiet (ENSEA), F. Kölbl (ENSEA), M. Boissière (ENSEA), A. Histace (ENSEA), and O. Romain (ENSEA)</i>	
Design and Evaluation of a Low Power CGRA Accelerator for Biomedical Signal Processing .488.....	
<i>Helder H. Avelar (INESC TEC) and João Canas Ferreira (INESC TEC and Faculty of Engineering, University of Porto)</i>	

AHSA: Architectures and Hardware for Security Applications

Guards in Action: First-Order SCA Secure Implementations of Ketje Without Additional Randomness .492.....	
<i>Victor Arribas (KU Leuven, imec-COSIC, Belgium), Svetla Nikova (KU Leuven, imec-COSIC, Belgium), and Vincent Rijmen (KU Leuven, imec-COSIC, Belgium)</i>	
OpenSSL Bellcore's Protection Helps Fault Attack .500.....	
<i>Sebastien Carre (Secure-IC /Telecom ParisTech), Matthieu Desjardins (Telecom-Paristech), Adrien Facon (Secure-IC / Département d'Informatique, Ecole Normale Supérieure, CNRS, PSL Research University, Paris, France), and Sylvain Guillet (Secure-IC / Telecom ParisTech / Département d'Informatique, Ecole Normale Supérieure, CNRS, PSL Research University, Paris, France)</i>	
Analysis of Mixed PUF-TRNG Circuit Based on SR-Latches in FD-SOI Technology .508.....	
<i>Jean-Luc Danger (Télécom ParisTech), Risa Yashiro (UEC), Tarik Graba (Télécom-ParisTech), Yves Mathieu (Télécom-ParisTech), Abdelmalek Si-Merabet (Télécom ParisTech), Kazuo Sakiyama (UEC), Noriyuki Miura (Kobe University), and Makoto Nagata (Kobe University)</i>	

An FPGA Hardware Trojan Detection Approach Based on Multiple Parameter Analysis	.516.....
<i>Apostolos P. Fournaris (Industrial Systems Institute of “Athena” RIC in ICT and Knowledge Technologies, Patras, Greece), Lampros Pyrgas (Industrial Systems Institute of “Athena” RIC in ICT and Knowledge Technologies, Patras, Greece and Digital IC dEsign and Systems Laboratory (DICES Lab), TEI of Western Greece, Greece), and Paris Kitsos (Industrial Systems Institute of “Athena” RIC in ICT and Knowledge Technologies, Patras, Greece and Digital IC dEsign and Systems Laboratory (DICES Lab), TEI of Western Greece, Greece)</i>	
Dummy Rounds as a DPA Countermeasure in Hardware	.523.....
<i>Stanislav Jerábek (Czech Technical University in Prague), Jan Schmidt (Czech Technical University in Prague), Martin Novotný (Czech Technical University in Prague), and Vojtech Miškovský (Czech Technical University in Prague)</i>	
CCFI-Cache: A Transparent and Flexible Hardware Protection for Code and Control-Flow Integrity	.529.....
<i>Jean-Luc Danger (Institut Mines-Télécom, Secure-IC), Adrien Facon (Ecole normale supérieure, Secure-IC), Sylvain Guilley (Ecole normale supérieure, Secure-IC), Karine Heydemann (Université Pierre et Marie Curie), Ulrich Kühne (Institut Mines-Télécom), Abdelmalek Si Merabet (Institut Mines-Télécom), and Michaël Timbert (Institut Mines-Télécom, Secure-IC)</i>	
Reliability Driven Mixed Critical Tasks Processing on FPGAs Against Hardware Trojan Attacks	.537.....
<i>Krishnendu Guha (University of Calcutta), Atanu Majumder (University of Calcutta), Debasri Saha (University of Calcutta), and Amlan Chakrabarti (University of Calcutta)</i>	
Design of a Fully Balanced ASIC Coprocessor Implementing Complete Addition Formulas on Weierstrass Elliptic Curves	.545.....
<i>Niels Pirotte (ES&S and imec-COSIC/ESAT, KU Leuven), Jo Vliegen (ES&S and imec-COSIC/ESAT, KU Leuven), Lejla Batina (Digital Security Group, Radboud University), and Nele Mentens (ES&S and imec-COSIC/ESAT, KU Leuven)</i>	
An Improved Analysis of Reliability and Entropy for Delay PUFs	.553.....
<i>Alexander Schaub (Télécom ParisTech), Jean-Luc Danger (Télécom ParisTech, Secure-IC S.A.S.), Sylvain Guilley (Ecole Normale Supérieure, Secure-IC, TELECOM-ParisTech), and Olivier Rioul (Télécom ParisTech, École Polytechnique)</i>	

AHSA Posters

On the Importance of Analysing Microarchitecture for Accurate Software Fault Models	.561.....
<i>Johan Laurent (University of Grenoble Alpes, Grenoble Institute of Technology (INP), LCIS), Vincent Berouille (University of Grenoble Alpes, Grenoble Institute of Technology (INP), LCIS), Christophe Deleuze (University of Grenoble Alpes, Grenoble Institute of Technology (INP), LCIS), Florian Pebay-Peyroula (CEA-LETI), and Athanasios Papadimitriou (University of Grenoble Alpes, Grenoble Institute of Technology (INP), LCIS)</i>	

Correlation Power Analysis Distinguisher Based on the Correlation Trace Derivative	.565.....
<i>Petr Socha (Czech Technical University in Prague), Vojtech Miškovský (Czech Technical University in Prague), Hana Kubátová (Czech Technical University in Prague), and Martin Novotný (Czech Technical University in Prague)</i>	
Feasibility of FPGA Accelerated IPsec on Cloud	.569.....
<i>Markku Vajaranta (Tampere University of Technology), Vili Viitamäki (Tampere University of Technology), Arto Oinonen (Tampere University of Technology), Timo D. Hääläinen (Tampere University of Technology), Ari Kulmala (Nokia), and Jouni Markunmäki (Nokia)</i>	
Exploiting Phase Information in Thermal Scans for Stealthy Trojan Detection	.573.....
<i>Maxime Cozzi (University of Montpellier - CNRS - LIRMM), Jean-Marc Galliere (University of Montpellier - CNRS - LIRMM), and Philippe Maurine (University of Montpellier - CNRS - LIRMM)</i>	
On the Design of a Processor Working Over Encrypted Data	.577.....
<i>Thomas Hiscock (CEA, LETI), Olivier Savry (CEA, LETI), and Louis Goubin (UVSQ)</i>	
Low-Temperature Data Remanence Attacks Against Intrinsic SRAM PUFs	.581.....
<i>Nikolaos Athanasios Anagnostopoulos (TU Darmstadt, Germany), Tolga Arul (TU Darmstadt, Germany), Markus Rosenstihl (Institute for Solid State Physics, TU Darmstadt, Germany), André Schaller (TU Darmstadt, Germany), Sebastian Gabmeyer (TU Darmstadt, Germany), and Stefan Katzenbeisser (TU Darmstadt, Germany)</i>	

EPDSD: European Projects in Digital System Design

Design and Implementation of a Privacy Framework for the Internet of Things (IoT)	.586.....
<i>Paris Panagiotou (University of Patras, Hellas), Nicolas Sklavos (University of Patras, Hellas), and Ioannis D. Zaharakis (Computer Technology Institute & Press – “Diophantus” (CTI), Patras, Hellas)</i>	
The AQUAS ECSEL Project	.592.....
<i>Luigi Pomante (Università degli Studi dell’Aquila), Bohuslav Kena (Brno University of Technology), Tomáš Vojnar (Brno University of Technology), Filip Veljkovic (Thales Alenia Space in Spain), and Pacôme Magnin (Siemens PLM)</i>	

ANTAREX: A DSL-Based Approach to Adaptively Optimizing and Enforcing Extra-Functional Properties in High Performance Computing .600.....	
<i>Cristina Silvano (Politecnico di Milano), Giovanni Agosta (Politecnico di Milano), Andrea Bartolini (Alma Mater Università degli Studi di Bologna), Andrea R. Beccari (Dompé Farmaceutici SpA), Luca Benini (ETH Zuerich), Loic Besnard (IRISA/CNRS), Joao Bispo (FEUP Universidade do Porto), Radim Cmar (Sygic), Joao M. P. Cardoso (FEUP Universidade do Porto), Carlo Cavazzoni (CINECA), Stefano Cherubin (Politecnico di Milano), Davide Gadioli (Politecnico di Milano), Martin Golasowski (IT4Innovations, VSB Technical University of Ostrava), Imane Lasri (INRIA Rennes), Jan Martinovic (IT4Innovations, VSB Technical University of Ostrava), Gianluca Palermo (Politecnico di Milano), Pedro Pinto (FEUP Universidade do Porto), Erven Rohou (INRIA Rennes), Nico Sanna (CINECA), Katerina Slaninova (IT4Innovations, VSB Technical University of Ostrava), and Emanuele Vitali (Politecnico di Milano)</i>	
A Review of Near-Memory Computing Architectures: Opportunities and Challenges .608.....	
<i>Gagandeep Singh (Eindhoven University of Technology, Netherlands), Lorenzo Chelini (Eindhoven University of Technology, Netherlands), Stefano Corda (Eindhoven University of Technology, Netherlands), Ahsan Javed Awan (Imperial College London, UK), Sander Stuijk (Eindhoven University of Technology, Netherlands), Roel Jordans (Eindhoven University of Technology, Netherlands), Henk Corporaal (Eindhoven University of Technology, Netherlands), and Albert-Jan Boonstra (Netherlands Institute for Radio Astronomy, ASTRON, Netherlands)</i>	
PRYSTINE - PRogrammable sYSTems for INtelligence in AutomobilEs .618.....	
<i>Norbert Druml (Infineon Technologies Austria AG), Georg Macher (AVL), Michael Stolz (AVL), Eric Armengaud (AVL), Daniel Watzenig (Virtual Vehicle Research Center), Christian Steger (Graz University of Technology), Thomas Herndl (Infineon Technologies Austria AG), Andreas Eckel (TTTech), Anna Ryabokon (TTTech), Alfred Hoess (Ostbayerische Technische Hochschule Amberg-Weiden), Sumeet Kumar (TU Delft), George Dimitrakopoulos (Harokopio University of Athens), and Herbert Roedig (Infineon Technologies)</i>	
Resource Management for Mixed-Criticality Systems on Multi-core Platforms with Focus on Communication .627.....	
<i>Robin Arbaud (TU Wien), Dávid Juhász (TU Wien), and Axel Jantsch (TU Wien)</i>	

FTET: Future Trends in Emerging Technologies

Exploration of the Synchronization Constraint in Quantum-dot Cellular Automata .642.....	
<i>Frank Sill Torres (Cyber-Physical Systems, DFKI GmbH, Bremen, Germany), Pedro Arthur Silva (Universidade Federal de Vicos, Brazil), Geraldo Fontes (Universidade Federal de Vicos, Brazil), José Augusto Nacif (Universidade Federal de Vicos, Brazil), Ricardo Santos Ferreira (Universidade Federal de Vicos, Brazil), Omar Paranaiba Vilela Neto (Universidade Federal de Minas Gerais, Brazil), Jeferson Chaves (Universidade Federal de Minas Gerais, Brazil), and Rolf Drechsler (Group of Computer Architecture, University of Bremen, Germany)</i>	

Evaluating the Impact of Interconnections in Quantum-Dot Cellular Automata .649.....	
<i>Frank Sill Torres (DFKI GmbH), Robert Wille (Johannes Kepler University Linz, Austria), Marcel Walter (Group of Computer Architecture, University of Bremen, Germany), Philipp Niemann (Cyber-Physical Systems, DFKI GmbH, Bremen, Germany), Daniel Große (Group of Computer Architecture, University of Bremen, Germany), and Rolf Drechsler (Group of Computer Architecture, University of Bremen, Germany)</i>	
From Ambipolarity to Multifunctionality: Novel Library of Polymorphic Gates Using Double-Gate FETs .657..	
<i>Jan Nevoral (Brno University of Technology), Richard Ržíka (Brno University of Technology, Czech Republic), and Václav Šimek (Brno University of Technology, Czech Republic)</i>	
Towards Reversed Approximate Hardware Design .665.....	
<i>Saman Froehlich (Cyber-Physical Systems, DFKI GmbH), Daniel Große (Cyber-Physical Systems, DFKI GmbH and Group of Computer Architecture, University of Bremen, Germany), and Rolf Drechsler (Cyber-Physical Systems, DFKI GmbH and Group of Computer Architecture, University of Bremen, Germany)</i>	
On Designing All-Optical Multipliers Using Mach-Zender Interferometers .672.....	
<i>Sumit Sharma (Indian Institute of Technology Roorkee, India), Krishnendu Chakrabarty (Duke University, North Carolina, USA), and Sudip Roy (Indian Institute of Technology Roorkee, India)</i>	

FTET Poster

Optimization of Circuits for IBM's Five-Qubit Quantum Computers .680.....	
<i>Gerhard W Dueck (University of New Brunswick), Anirban Pathak (Jaypee Institute of Information Technology), Md Mazder Rahman (University of New Brunswick), Abhishek Shukla (Jaypee Institute of Information Technology), and Anindita Banerjee (Jaypee Institute of Information Technology)</i>	

SDCIS: System Design for Collaborating Intelligent Systems

Classifying Acoustic Signals for Wildlife Monitoring and Poacher Detection on UAVs .685.....	
<i>Carlo Lopez-Tello (University of Nevada Las Vegas) and V Muthukumar (University of Nevada Las Vegas)</i>	
A Markovian Decision Process Analysis of Experienced Agents Joining Ad-Hoc Teams .691.....	
<i>Roghayeh Heidari (Institute for Advanced Studies in Basic Sciences), Mohsen Afsharchi (University of Zanjan), and Reza Khanmohammadi (Islamic Azad University)</i>	
Identity and Access Management with Blockchain in Electronic Healthcare Records .699.....	
<i>Tomas Mikula (Aarhus University, Denmark) and Rune Hylsberg Jacobsen (Aarhus University, Denmark)</i>	

SDCIS Poster

Development of Autonomous Drones for Adaptive Obstacle Avoidance in Real World Environments .707.....
*Arne Devos (KU Leuven, Belgium), Emad Ebeid (SDU UAS Center, MMMI,
University of Southern Denmark, Denmark), and Poramate Manoonpong
(Embodied AI and Neurorobotics Lab, MMMI, University of Southern
Denmark, Denmark)*

MCSDIA: Mixed-Criticality System Design, Implementation and Analysis

Functional Test Environment for Time-Triggered Control Systems in Complex MPSoCs Using GALI .711.....
*Razi Seyyedi (OFFIS - Institute for Information Technology), Sören
Schreiner (OFFIS - Institute for Information Technology), Maher Fakih
(OFFIS - Institute for Information Technology), Kim Grüttner (OFFIS -
Institute for Information Technology), and Wolfgang Nebel (University
of Oldenburg)*

Exploring Power and Throughput for Dataflow Applications on Predictable NoC Multiprocessors .719.....
*Kathrin Rosvall (KTH Royal Institute of Technology), Tage Mohammadat
(KTH Royal Institute of Technology), George Ungureanu (KTH Royal
Institute of Technology), Johnny Öberg (KTH Royal Institute of
Technology), and Ingo Sander (KTH Royal Institute of Technology)*

A Reliable Statistical Analysis of the Best-Fit Distribution for High Execution Times .727.....
*Xavier Civit (Barcelona Supercomputing Center (BSC) and Universitat
Autònoma de Barcelona (UAB)), Joan del Castillo (Universitat Autònoma
de Barcelona), and Jaume Abella (Barcelona Supercomputing Center
(BSC))*

MCSDIA Posters

Virtual Switch Supporting Time-Space Partitioning and Dynamic Configuration for Integrated Train
Control and Management Systems .735.....
*Hongjie Fang (University of Siegen, Germany) and Roman Obermaisser
(University of Siegen, Germany)*

Design Space Exploration for Mixed-Criticality Embedded Systems Considering Hypervisor-Based SW
Partitions .740.....
*Vittoriano Muttillo (University of L'Aquila), Giacomo Valente
(University of L'Aquila), and Luigi Pomante (University of L'Aquila)*

Author Index 745