

2018 Austrochip Workshop on Microelectronics (Austrochip 2018)

**Graz, Austria
27 September 2018**



**IEEE Catalog Number: CFP18AUS-POD
ISBN: 978-1-5386-8201-2**

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18AUS-POD
ISBN (Print-On-Demand):	978-1-5386-8201-2
ISBN (Online):	978-1-5386-8200-5

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Contents

Welcome

Foreword	3
Organizing Committee	5
Technical Program Committee	5

Keynotes

Development of Space Magnetometers in Austria <i>Werner Magnes (Space Research Institute, Austrian Academy of Sciences)</i>	
Silicon Austria Labs (SAL) - Unfold the Future <i>Werner Luschnig (Silicon Austria Errichtungs GmbH)</i>	

Session I Analog and Mixed-Signal Circuit Design

Prototype Design of a Magnetometer Frontend-ASIC for Spaceborne Applications <i>Mario Auer, Maximilian Scherzer, Aris Valavanoglou, Stefan Leitner and Werner Magnes</i>	10
Maximizing Temperature and Process Corner Performance of Operational Amplifiers with a Novel Self-Adjusting Biasing Technique <i>Timo Mai, Amelie Hagelauer and Robert Weigel</i>	15

Session II RF Integrated Circuit Design

SCPA Transformer Based Matching Network Design Flow and SiP Implementation <i>Abdelhamed Eldeeb, Graciele Batistell, Wolfgang Boesch and Johannes Sturm</i>	22
A Quadrature Switched-Capacitor RF-DAC Drain Efficiency Model for Back-Off Operation <i>Ehrentraud Hager, Tobias Buckel, Stefan Schmickl, Antonio Passamani, Harald Pretl and Andreas Springer</i>	27
Design of DAC Based RMS Power Detector for RF Applications <i>Ivan Sejc, Suchendranath Popuri and Johannes Sturm</i>	32
A 180-nm 1.2-V LO Divider with Quadrature Phase Generation for Low-Power 868-915 MHz SRD-Band Applications <i>Tim Schumacher and Harald Pretl</i>	38

Session III Optical and Digital Communication Circuit Design

3D-Integrated Transceiver for Optical Communications <i>Nemanja Vokic, Bernhard Schrenk, Paul Muellner, Bernhard Goll, David Fowler, Stefan Jessenig, Jochen Kraft, Maryse Fournier, Viviane Muffato, Rainer Heinberger, Kerstin Schneider-Hornstein and Horst Zimmermann</i>	44
Advanced Delay-Insensitive 4-Phase Protocols <i>Florian Huemer and Andreas Steininger</i>	50