

2018 IEEE 27th Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS 2018)

**San Jose, California, USA
14-17 October 2018**



**IEEE Catalog Number: CFP18EPP-POD
ISBN: 978-1-5386-5167-4**

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18EPP-POD
ISBN (Print-On-Demand):	978-1-5386-5167-4
ISBN (Online):	978-1-5386-5166-7
ISSN:	2165-4107

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

Session M-I - Monday, October 15

M-I.1: Electrical Performance Analysis of Glass Interposer Channel and Power Distribution Network	3
M-I.2: Electrical Analysis of EMIB Packages	7
M-I.3: Multi-Die Polyolithic Integration Enabled by Heterogeneous Interconnect Stitching Technology (HIST)	11

Session M-II - Monday, October 15

M-II.1: Signaling Analysis and Optimal Channel Data Rates for High-Performance FPGA Interfaces	17
M-II.2: Combined Optimization of FFE and DFE Equalizations	21
M-II.3: Effective Link Equalizations for Serial Links at 112 Gbps and Beyond	25
M-II.4: Statistical Modeling of Non-Linearity in Decision Feedback Equalizer-Based Mixed-Signal Receivers	29

Session M-III - Monday, October 15

M-III.1: Signal/Power Integrity Tradeoffs in Automotive SoC Package Design (LPDDR4 Case Study)	35
M-III.2: Impacts of Anisotropic Permittivity on PCB Trace and Via Modeling	39
M-III.3: Design of Low-loss Transmission Lines with Common Mode Suppression for Packages	43
M-III.4: Autoencoding Density-Based Anomaly Detection for Signal Integrity Applications	47

Session M-IV - Monday, October 15

M-IV.1: Novel Method for Error Estimation in Applications of Polynomial Chaos Expansion to Stochastic Modeling of Multi-Resonant Systems	53
M-IV.2: Stochastic Collocation with Non-Gaussian Correlated Parameters via a New Quadrature Rule	57
M-IV.3: Computation of a Subset of X-Parameters Using the Adjoint Method	61
M-IV.4: Automated Generation of All-Digital I/O Library Cells for System-in-Package Integration of Multiple Dies	65

Poster Session I & Industry Reception - Monday, October 15

P-I.1: A New Method to Calculate Cascaded S-parameters	71
P-I.2: Statistical Approach to Analyze Duty Cycle Jitter Amplification in NAND Flash Memory System.....	75
P-I.3: Crosstalk Associated with the Mingling of Current Returned Paths through the Vertical Bonding Structures.....	79
P-I.4: Effects of Manufacturing Variations on Ultra-High-Speed Integrated Waveguide Memory Interconnects	83
P-I.5: Balanced Single-Ended Signaling (BASES) Scheme for Wire-Efficient High-Bandwidth Wireline Interface	87
P-I.6: Guard Band Minimization via Impedance Reduction and Dynamic Voltage Scheduling Schemes.....	91
P-I.7: SoC On-die Decap Optimization for PDN in LPDDR	95
P-I.8: 3D Electromagnetic Modeling of Connector to PCB Via Transitions	99
P-I.9: Enhanced Data Transfer for Multi-Loaded Source Synchronous Signal Groups.....	103
P-I.10: Design and Analysis of Receiver Channels of Glass Interposers for 5G Small Cell Front End Module	107
P-I.11: A Physics Based Study on Charge Delivery Delay of a Power Distribution Network	111
P-I.12: Efficient and Accurate Multi-Dimensional Layered Media Green's Function Interpolation Algorithm for the Analysis of Printed Circuit Boards	115
P-I.13: Ultra-Wide Band Noise Measurements of Repeater for High-Speed Applications	119
P-I.14: Vertical and Horizontal Transitions of Substrate Integrated Waveguides Within a Multi-Layered PCB for High Speed Signaling Applications.....	123
P-I.15: E-Band 3-D Printed Antenna Measurement and Calibration Using VNA and Single Frequency Extender	127
P-I.16: Single Sided Coplanar Waveguide	131

Session T-I - Tuesday, October 16

T-I.1: Jitter and Eye Estimation in SerDes Channels Using Modified Polynomial Chaos Surrogate Models	137
T-I.2: A Fast Channel Simulation Framework Based on Hierarchical Waveform Representations	141
T-I.3: Link BER Estimation for ADC-based SerDes Design with IBIS-AMI Simulations	145

Session T-II - Tuesday, October 16

T-II.1: Method to Model Vccin Feedthrough Noise in Multi-Domain Fully Integrated Voltage Regulators	151
T-II.2: Thermal-Power Delivery Network Co-analysis for Multi-Die Integration.....	155

T-II.3: Design and Analysis of Interposer-level Integrated Voltage Regulator for Power Noise Suppression in High Bandwidth Memory I/O Interface	159
T-II.4: Cost Space Evolution for PDN Synthesis	163
T-II.5: Power Noise Sensitivity of Micro-Processors with Adaptive Clocking	167

Session T-III - Tuesday, October 16

T-III.1: A Generalized Finite-gap Lumped-port Model	173
T-III.2: MoM-HB Algorithm for prediction of High Voltage Interference in Automotive Active Circuitry	177
T-III.3: Parallel-in-Space-Time Analysis of Electromagnetic Interference in Electronic Enclosures.....	181
T-III.4: Accelerated Electromagnetic Analysis of Interconnects in Layered Media Using a Near-Field Series Expansion of the Green's Function.....	185
T-III.5: A New Efficient Domain Decomposition Method for Highly Irregular Via Patterns.....	189

Session T-IV - Tuesday, October 16

T-IV.1: Robust Temperature and Humidity Dependent Electrical Package Material Characterization	195
T-IV.2: Broadband Antenna Probe for Microwave EMC Measurements	199

Poster Session II - Tuesday, October 16

P-II.1: Non-linear DC Offset of LDO due to RF Noise.....	205
P-II.2: Eye-width and Eye-height Estimation Method based on Artificial Neural Network (ANN) for USB 3.0.....	209
P-II.3: Reinforcement Learning-based Optimal On-board Decoupling Capacitor Design Method.....	213
P-II.4: Characterization of Printed Circuit Board Interconnect Transmission Lines Using Multiline Thru-Reflect-Line Calibration Up to 110 GHz	217
P-II.5: On Modeling and Measurement of Grounded Coplanar Waveguide for Automotive Radar Applications	221
P-II.6: Via Noise Coupling Mitigation in Packaging.....	225
P-II.7: On-Die Decoupling Capacitor Optimization for DDR IO Interface Power Rail	229
P-II.8: A Comprehensive Signal Integrity Study of Differential Pairs Routed within a PCB Via Field	233
P-II.9: 112G PAM4/56G NRZ Interconnect Design for High Channel Count Packages.....	237
P-II.10: Broadband Full-Wave BIE Impedance Characterization of 3-D Interconnects	241
P-II.11: Inductance Models of 8-Terminal Decoupling Capacitors.....	245
P-II.12: Modeling Metal Surface Roughness with a Single Parameter	249

P-II.13: Critical Assessment of Linear Redriver for PCIe Server Channel Successful Implementation	253
P-II.14: Modeling Voice Coil Actuators with Recurrent Neural Network.....	257
P-II.15: A Hybrid Algorithm for Electromagnetic Optimization Utilizing Neural Networks	261
P-II.16: Efficient Construction of Interconnect Passive Macromodels Through Segmented Analysis.....	265

Session W-I - Wednesday, October 17

W-I.1: Temperature Impact on Surface Roughness Modeling for On-Package High Speed Interconnects	271
W-I.2: Critical on-Board Crosstalk Path Optimization for RFSoc with Multiple Gsps RF ADCs and DACs.....	275
W-I.3: Analysis of Noise Coupling and Timing Error in Silicon Bridge Application	279

Session W-II - Wednesday, October 17

W-II.1: Wafer Level Package Integrated Antenna Concepts for Circular Polarization	285
W-II.2: Design of Compact Integrated Lumped-Element Coupled-Resonator Filters	289
W-II.3: Dual-band Monopole Antenna Feeds for Substrate Integrated Waveguides.....	293

Session W-III - Wednesday, October 17

W-III.1: Receiver Behavior Modeling based on System Identification	299
W-III.2: Transient Simulation for High-Speed Channels with Recurrent Neural Network	303
W-III.3: Behavioral Modeling of Steady-State Oscillators with Buffers Using Neural Networks	307
W-III.4: Bayesian Active Learning for Uncertainty Quantification of High Speed Channel Signaling.....	311