2018 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD 2018)

Austin, Texas, USA 24 – 26 September 2018



IEEE Catalog Number: ISBN:

CFP18SSD-POD 978-1-5386-6791-0

Copyright \odot 2018 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP18SSD-POD

 ISBN (Print-On-Demand):
 978-1-5386-6791-0

 ISBN (Online):
 978-1-5386-6790-3

ISSN: 1946-1569

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



Program

Monday, September 24

Light breakfast (Zlotnik Family Ballroom 4 & 5 pre-function) 7:30 – 8:30

Sessio	Session 1: Plenary (Zlotnik Family Ballroom 4)					
		Chairperson Victor Moroz (Synopsys, USA)				
	8:30 – 8:40	Welcome and Opening Remarks Leonard F. Register (SISPAD 2018 Conference General Chair, and The University of Texas at Austin, USA)				
1.1	8:40 – 9:30	Plenary Talk: Atomistic Simulations, Tools to Gain Fundamental Understanding in Materials And Device Properties				
		Break with snacks (Zlotnik Family Ballroom 4 & 5 pre-function) 9:30 – 9:50				
Sessio	n 2: Quantum Tra	nsport (Zlotnik Family Ballroom 4)				
		Chairpersons Sayed Hasan (Intel, USA) Pierpaolo Palestri (University of Udine, Italy)				
2.1	9:50 – 10:10	Simulation of Quantum Current in Double Gate MOSFETs: Vortices in Electron Transport				
		P. B. Vyas ¹ , M. L. Van de Put ² , and M. V. Fischetti ^{1,2} (¹ Department of Electrical Engineering and ² Department of Materials Science and Engineering, The University of Texas at Dallas, USA)				
2.2	10:20 – 10:30	Nonequilibrium Green's Function Method: Büttiker Probes for Carrier Generation and Recombination				
		Kuang-Chung Wang, Yuanchen Chu, Daniel Valencia, Junzhe Geng, James Charles, Prasad Sarangapani, and Tillmann Kubis (Electrical and Computer Engineering, Purdue University, USA)				
2.3	10:30 – 10:50	Electron-only Explicit Screening Quantum Transport Model for Semiconductor Nanodevices				
		Yuanchen Chu, Prasad Sarangapani, James Charles, Gerhard Klimeck and Tillmann Kubis (Network for Computational Nanotechnology, Purdue University, USA)				

2.4	10:50 – 11:10	Quasi 1D Multi-physics Modeling of Silicon Heterojunction Solar Cells Pradyumna Muralidharan, Stephen M. Goodnick and Dragica Vasileska (Arizona State University, AZ, USA)	14
2.5	11:10 – 11:30	Effect of Electron-Electron Scattering on the Carrier Distribution in Semiconductor Devices	18
		University of Vienna, Austria)	
2.6	11:30 – 11:50	NESS: New Flexible Nano-Electronic Simulation Software	22
		S. Berrada, H. Carrillo-Nuñez, J. Lee, C. Medina-Bailon, T. Dutta, M. Duan, F. Adamu-Lema, V. Georgiev, and A. Asenov (School of Engineering, University of Glasgow, UK)	
Sessio	n 3: 2D Materials	and Sensors (Zlotnik Family Ballroom 5)	
		Chairpersons	
		Geert Eneman (IMEC, Belgium) Blanka Magyari-Kope (Stanford University, USA)	
3.1	9:50 – 10:10	An Improved Random Path Length Algorithm for P-I-N and Staircase Avanlanch Photodiodes	26
		A. Pilotto ¹ , P. Palestri ¹ , L. Selmi ² , M. Antonelli ³ , F. Arfelli ^{4,5} , G. Biasiol ⁶ , G. Cautero ^{3,5} , F. Driussi ¹ , R. H. Menk ^{3,5} , C. Nichetti ^{3,4} , and T. Steinhartova ^{4,6} (¹ DPIA, University of Udine, ² DIEF, University of Modena and Reggio Emilia, ³ Elettra-Sincrotrone Trieste S.C.p.A., ⁴ Department of Physics, University of Trieste, ⁵ Istituto Nazionale di Fisica Nucleare (INFN), and ⁶ IOM CNR, Laboratorio TASC, Italy)	20
3.2	10:10 – 10:30	Physics-based Modelling of MoS₂: The Layered Structure Concept	N/A
3.3	10:30 – 10:50	Optical Properties of Organic Perovskite Materials for Finite Nanostructures	31
3.4	10:50 – 11:10	Atomistic Design of Quantum Biomimetic Electronic Nose	34
3.5	11:10 - 11:30	Theoretical Study of InAlAs Digital Alloy Avalanche Photodiodes	N/ <i>E</i>

3.6	11:30 – 11:50	Nonequilibrium Green's Function Method: Transport and Band Tail Predictions in Transition Metal Dichalcogenides	38
		Lunch (Tejas Dining Room) 11:50	- 1:10
Sessio	n 4: Design-Techn	ology Co-Optimization (Zlotnik Family Ballroom 4)	
		Chairpersons Daniel Connelly (Atomera, USA) Myung-Hee Na (IBM, USA)	
4.1	1:10 – 1:40	Invited Talk: Rapid and Holistic Technology Evaluation for Exploratory DTCO in Beyond 7 nm Technologies	40
4.2	1:40 – 2:00	P. Matagne ¹ , H. Nakamura ² , MS. Kim ¹ , Y. Kikuchi ¹ , T. Huynh-Bao ¹ , Z. Tao ¹ , W. Li ¹ , K. Devriendt ¹ , LA. Ragnarsson ¹ , J. Boemmels ¹ , A. Mallik ¹ , E. Altamirano-Sachez ¹ , F. Sebaai ¹ , C. Lorant ¹ , N. Jourdan ¹ , C. Porret ¹ , D. Mocuta ¹ , N. Harada ² , and F. Masuoka ² (¹ IMEC, Leuven, Belgium, and ² Unisantis Electronics, Singapore)	45
4.3	2:00 – 2:20	Intelligent DTCO (iDTCO) for Next Generation Logic Path-finding	49
4.4	2:20 – 2:40	FANTASI: A Novel Device-to-Circuits Simulation Framework for Fast Estimation of Write Error Rates in Spintronics Venkata Pavan Kumar Miriyala (Department of Electrical and Computer Engineering, National University of Singapore, Singapore)	53
4.5	2:40 – 3:00	The Efficient DTCO Compact Modeling Solutions to Improve MHC and Reduce TAT Yo-Han Kim, Udit Monga, Jungmin Lee, Minkyoung Kim, Jaesung Park, Chanho Yoo, Kyungjin Jung, Sungduk Hong, Sung Jin Kim, Dae Sin Kim, and Hokyu Kang (Samsung, Korea)	58
Sessio	n 5: First Principle	es Analysis (Zlotnik Family Ballroom 5)	
		Chairpersons Geoffrey Pourtois (IMEC, Belgium) Mathieu Luisier (ETH Zurich, Switzerland)	
5.1	1:10 – 1:40	Invited Talk: Advanced Algorithms for Ab-initio Device Simulations	62

5.2	1:40 – 2:00	First Principles Calculations of the Effect of Stress in the I-V Characteristics of the CoSi2/Si Interface	
		Oscar D. Restrepo, Qun Gao, Shesh M. Pandey, Eduardo Cruz-Silva, and El Mehdi Bazizi (GlobalFoundries, Malta, NY, USA)	
5.3	2:00 – 2:20	Efficient Modeling of Electron Transport with Plane Waves	
5.4	2:20 – 2:40	Boundary Concepts for an Improvement of the Numerical Solution with Regard to the Wigner Transport Equation	
5.5	2:40 – 3:00	First-principles Method for the Phonon-limited Resistivity of Metals	
		Break with snacks (Zlotnik Family Ballroom 4 & 5 pre-function) 3:00 – 3:20	
Sessio	n 6: Process Defe	cts and Interconnects (Zlotnik Family Ballroom 4)	
		Chairpersons Jürgen Lorenz (Fraunhofer IISB, Germany) Harsono Simka (Samsung, USA)	
6.1	3:20 – 3:50	Invited Talk: Modeling of Interconnect Materials and Interfaces - Challenges and Opportunities	/A
6.2	3:50 – 4:10	Modeling the Influence of Grains and Material Interfaces on Electromigration83 Lado Filipovic [†] and Roberto Lacerda de Orio [‡] ([†] Institute for Microelectronics Technical University, Wien, Austria and [‡] Electrical and Computer Engineering, University of Campinas (UNICAMP), Brazil)	
6.3	4:10 – 4:30	Effect of Defects on the Grain and Grain Boundary Strength in Polycrystalline Copper Thin Films	
6.4	4:30 – 4:50	Carrier Transport in a Two-Dimensional Topological Insulator Nanoribbon in Presence of Vacancy Defects	
6.5	4:50 – 5:10	TEM Based Dislocation Auto Analysis Flow of Advanced Logic Devices	

		Chairpersons
		Seong-Dong Kim (SK Hynix, Korea)
		Uihui Kwon (Samsung, Korea)
7.1	3:20 – 3:50	Invited Talk: Emerging Memory Modeling Challenges
7.2	3:50 – 4:10	Investigation of the Electrode Materials in Conductive Bridging Memory Cells from First-Principle
7.3	4:10 – 4:30	Multiscale Modeling of Ferroelectric Memory Performances and Reliability
7.4	4:30 – 4:50	Evidence of Fast and Low Voltage A2RAM '1' State Programming
7.5	4:50 – 5:10	Modelling on Aging Induced Time Dependent Variability of Z ² FET for Memory Applications119
		M. Duan ¹ , B. Cheng ² , F. Adamu-Lema1, P. Asenov ² , T. Dutta ¹ , X. Wang ² , V. P. Georgiev ¹ , C. Millar ² , A. Asenov ^{1,2} (¹ University of Glasgow, UK and ² Synopsys, Glasgow, UK)
		Tuesday, September 25
		Light Breakfast (Zlotnik Family Ballroom 4 & 5 pre-function) 7:30 – 8:30
Sessio	on 8: Plenary (Zlo	otnik Family Ballroom 4)
		Chairperson David Esseni (University of Udine, Italy)
	8:30 – 8:40	SISPAD 2019 announcement David Esseni (SISPAD 2019 Conference Chair and University of Udine, Italy)
8.1	8:40 – 9:30	Plenary Talk: Status of Integrated Reactor and Feature Scale Modeling for

Break with snacks (Zlotnik Family Ballroom 4 & 5 pre-function) 9:30 – 9:50

Plasma-based Semiconductor Fabrication...... N/A

Mark Kushner (University of Michigan, USA)

Session	9: Negative Capa	acitance FETs and Tunneling FETs (Zlotnik Family Ballroom 4)	
		Chairpersons Daniel Connelly (Atomera, USA) Juan Duarte (University of California, Berkeley, USA)	
9.1	9:50 – 10:20	Invited Talk: Negative-Capacitance FinFETs: Numerical Simulation, Compact Modeling and Circuit Evaluation	123
		J. P. Duarte, YK. Lin, YH. Liao, A. Sachid, MY. Kao, H. Agarwal, P. Kushwaha, K. Chatterjee, D. Kwon, HL. Chang, S. Salahuddin, and C. Hu (Dept. of Electrical Engineering and Computer Science, University of California, Berkeley, USA)	
9.2	10:20 – 10:40	Physical Insights on Junction Controllability for Improved Performance of Planar Trigate Tunnel FET as Capacitorless Dynamic Memory	12 9
9.3	10:40 - 11:00	Enhancement of Resonance by the Use of Multiple Tunnel Barriers in Bilayer Graphene-Based Interlayer Tunnel Field Effect Transistors	133
		Nitin Prasad, Sanjay K. Banerjee, and Leonard F. Register (University of Texas at Austin, USA)	
9.4	11:00 – 11:20	Design Guidelines and Limitations of Multilayer Two-dimensional Vertical Tunneling FETs for Ultra-Low Power Logic Applications	138
		Shang-Chun Lu ^{1,3} , Yuanchen Chu ^{2,3} , Youngseok Kim ¹ , Mohamed Y. Mohamed ⁴ , Gerhard Klimeck ² , Thomas Palacios ³ , and Umberto Ravaioli ¹ (¹ University of Illinois at Urbana-Champaign, Urbana, IL, USA, ² Purdue University, West Lafayette, IN, USA, ³ Massachusetts Institute of Technology, Cambridge, MA, USA, ⁴ MIT Lincoln Laboratory, Lexington, MA, USA)	
9.5	11:20 – 11:40	Efficient Two-Band based Non-Equilibrium Green's Function Approach for Modeling Tunneling Nano-Devices	141
		Hamilton Carrillo-Nunez ¹ , Jaehyun Lee ¹ , Salim Berrada ¹ , Cristina Medina-Bailon ¹ , Mathieu Luisier ² , Asen Asenov ¹ , and Vihar P. Georgiev ¹ (¹ University of Glasgow, UK, ² ETH Zurich, Switzerland)	
Session	10: Power Switc	hes and Thermal Analysis (Zlotnik Family Ballroom 5)	
		Chairpersons Aaron Thean (National University of Singapore, Singapore) Anh-Tuan Pham (Samsung, USA)	
10.1	9:50 – 10:20	Invited Talk: Simulations of Self-Heating Effects in SiGe pFinFETs Based on Self-Consistent Solution of Carrier/Phonon BTE Coupled System	145
		Anh-Tuan Pham ¹ , M.A. Pourghaderi ² , S. Jin ¹ , Y. Lu ¹ , H.H. Park ¹ , W. Choi ¹ , J.C. Kim ² , U. Kwon ² , and D.S. Kim ² (¹ Samsung, San Jose, USA, ² Samsung, Hwasung-si, Korea)	
10.2	10:20 – 10:40	Design Guidelines for Thermopower Generators with Multi-Layered Black Phosphorus	149
		Parijat Sengupta, Giftsondass Irudayadass, and Junxia Shi (University of Illinois at Chicago, IL, USA)	

10.3	10:40 - 11:00	Device Modeling of Graded III-N HEMTs for Improved Linearity
10.4	11:00 – 11:20	Consistent Modeling of Snapback Phenomenon Based on Conventional I-V Measurements
10.5	11:20 – 11:40	A Deterministic Multi-Subband Boltzmann Transport Equation Solver for GaN Based HEMTs
		Lunch (Tejas Dining Room) 11:40 – 1:00
Sessio	n 11: Reliability (Z	lotnik Family Ballroom 4)
		Chairpersons Sudarshan Narayanan (GlobalFoundries, USA) Lado Filipovic (Technical University, Wien, Austria)
11.1	1:00 – 1:20	Modeling of Process (Ge, N) Dependence and Mechanical Strain Impact on NBTI in RMG HKMG SiGe FDSOI p-MOSFETs and p-FinFETs
11.2	1:20 – 1:40	On the NBTI of Junction-less Nanowire and Novel Operation Scheme to Minimize NBTI Degradation in Analog Circuits
11.3	1:40 – 2:00	Modeling Channel Length Scaling Impact on NBTI in RMG Si p-FinFETs
11.4	2:00 – 2:20	A Stochastic Modeling Framework for NBTI and TDDS in Small Area p-MOSFETs

Session 12: Memory II (Zlotnik Family Ballroom 5)

Chairpersons Geert Eneman (IMEC, Belgium) Andrea Ghetti (Micron, Italy)

12.1	1:00 – 1:20	Field-free Fast Reliable Deterministic Switching in Perpendicular Spin-Orbit Torque MRAM Cells	186
		Viktor Sverdlov, A. Makarov, and S. Selberherr (Technical University of Vienna, Austria)	
12.2	1:20 - 1:40	PCM Compact Model: Optimized Methodology for Model Card Extraction	190
		Corentin Pigot ¹ , F. Gilibert ¹ , M. Reyboz ² , M. Bocquet ³ , and J.M. Portal ³ (¹ STMicroelectronics, Grenoble, France, ² Univ. Grenoble Alpes and CEA-LETI, Grenoble, France, ³ IM2NP, Aix-Marseille Univ., Marseille, France)	
12.3	1:40 – 2:00	Analysis of the Effect of Field Enhancement at Fin Corners on Program Characteristics of FinFET Split-Gate MONOS	194
		Kenichiro Sonoda, E. Tsukuda, S. Tsuda, T. Hayashi, Y. Akiyama, Y. Yamaguchi, and T. Yamashita (Renesas, Ibaraki, Japan)	
12.4	2:00 – 2:20	MSDRAM, A2RAM and Z ² -FET Performance Benchmark for 1T-DRAM Applications	198
		Joris Lacord ¹ , M.S. Parihar ² , C. Navarro ¹ , F. Tcheme Wakam ^{1,2} , M. Bawedin ² , S. Cristoloveanu ² , F. Gamiz ³ , and J.Ch. Barbe ¹ (¹ University of Grenoble Alpes and CEA-LETI, France, ² University of Grenoble Alpes, IMEP-LAHC, Grenoble, France, ³ Univ. of Granada, Spain)	
		Break with snacks (Zlotnik Family Ballroom 4 & 5 pre-function) 2:20 –	- 2:40
Sessio	n 13: Transistor I	Design and Optimization (Zlotnik Family Ballroom 4)	
		Chairpersons Phil Oldiges (IBM, USA) Francis Benistant	
13.1	2:40 – 3:10	Invited Talk: Future of TCAD: A Foundry Perspective	N/A
13.2	3:10 – 3:30	14 nm FinFET Device Boost via 2 nd Generation Fins Optimized for High Performance CMOS Applications	202
		El Mehdi Bazizi, E.K. Banghart, B. Zhu, J.H.M. Tng, F. Benistant, Y. Hu, X. He, H.C. Lo, D. Choi, and J.G. Lee (GlobalFoundries, Malta, NY, USA)	202
13.3	3:30 – 3:50	Toward More Realistic NEGF Simulations of Vertically Stacked Multiple SiNW FETs	206
		Hong-Hyun Park ¹ , W. Choi ¹ , M.A. Pourghaderi ² , J. Kim ² , U. Kwon ² , and D.S. Kim ² (¹ Samsung, San Jose, CA, USA, ² Samsung, Hwasung-si, Korea)	
13.4	3:50 – 4:10	Transistor Optimization with Novel Cavity for Advanced FinFET Technology	210
		Hsien-Ching Lo, J. Peng, P. Zhao, E.M. Bazizi, Y. Hu, Y. Shi, Y. Qi, A. Vinslava, Y. Shen, W. Hong, Z. Hui, X. Zhang, A. Jha, X. Dou, S.Y. Mun, Y. Wang, J.G. Lee, D. Choi, O. Hu, and S.B. Samavedam (GlobalFoundries, Malta, NY, USA)	

Session 14: Advanced Transport Modeling (Zlotnik Family Ballroom 5)

		Chairpersons Denis Rideau (STMicroelectronics, Inc., France) William Vandenberghe (University of Texas at Dallas, USA)	
14.1	2:40 – 3:10	Invited Talk: Device Simulations of Negative-capacitance Field-effect Transistors with a Ferroelectric Gate Insulator Junichi Hattori (National Institute of Advanced Industrial Science and Technology (AIST), Japan)	214
14.2	3:10 – 3:30	First-principles Evaluation of Resistance Contributions in Ruthenium Interconnects for Advanced Technology Nodes	220
14.3	3:30 – 3:50	Inter-band Coupling in EPM Based Band-structure Calculations of Group IV and III-V Nanostructures D. Rideau ¹ , G. Mugny ¹ , M. Pala ² , and D. Esseni ³ (STMicroelectronics, Crolles, France, University of Paris-Saclay, Orsay, France, University of Udine, Italy)	224
14.4	3:50 – 4:10	Integrated Framework of DFT, Empirical potentials and Full Lattice Atomistic Kinetic Monte-Carlo to Determine Vacancy Diffusion in SiGe	228
		Break 4:10 – 4	1:40
Poster	Session (Rowling	Hall, Guadalupe Room)	
P1	4:40 – 6:30	A Carrier Lifetime Sensitivity Probe Based on Transient Capacitance: A Novel method to Characterize Lifetime in Z ² FET Fikru Adamu-Lema ¹ , M. Duan ^{1,2} , V. Georgiev ¹ , and A. Asenov ^{1,2} (¹ University of Glasgow, UK, ² Synopsys, Glasgow, UK)	232
P2	п	The Effect of Etching and Deposition Processes on the Width of Spacers Created during Self-Aligned Double Pattering	236
Р3	п	The Influence of Carbon in the Back-barrier Layers on the Surface Electric Field Peaks in GaN Schottky Diodes Benoit Bakeroot, B. De Jaeger, N. Ronchi, S. Stoffels, M. Zhao, and S. Decoutere (University of Gent, Belgium)	240
P4	п	Quantum Transport Investigation of Threshold Voltage Variability in Sub-10 nm Junctionless Si Nanowire FETs	244

P5		Modeling with an Atomistic Basis	248
P6	п	Investigation of the Dynamic Thermal Characteristic in Bulk FinFETsZhanfei Chen, L. Sun, J. Liu, and Jiachen Zheng (Hangzhou Dianzi University, China)	251
P7	п	A Highly Scalable and Energy-Efficient 1T DRAM Embedding a SiGe Quantum Well Structure for Significant Retention Enhancement E. Yu and S. Cho (Gachon University, Seongnam, Korea)	255
P8	п	Statistical Variability Simulation of Novel Capacitor-less Z ² FET DRAM: From Transistor to Circuit	258
P9	п	Interplay of RDF and Gate LER Induced Statistical Variability in Negative Capacitance FETs	262
P10	п	Analytic Band-to-Trap Tunneling Model Including Electric Field and Band Offset Enhancement	266
P11	п	A Versatile Harmonic Balance Method in a Parallel Framework	271
P12	п	A General Approach for Deformation Induced Stress on Flexible Electronics Heetaek Lim, S. Kong, E. Guichard, and A. Hoessinger (Silvaco, Santa Clara, CA, UA)	276
P13	п	The Impact of Dopant Diffusion on Random Dopant Fluctuation in Si Nanowire FETs: A Quantum Transport Study	280
P14	н	Investigation of Adsorbed Small-molecule on Boron Nitride Nanotube (BNNT) Based on First-principles Calculations Nianduan Lu, W. Wei, X. Chuai, Y. Mei, Y. Lv, L. Li, and M. Liu (Institute of Microelectronics of Chinese Academy of Sciences, Beijing, China)	284
P15	п	Modeling and Finite Element Simulation of Gate Leakage in Cylindrical GAA Nanowire FETs Ashutosh Mahajan, R. Solanki, R. Sahoo, and R. Patrikar (Indian Institute of Technology, Bombay, India)	288

P16	н	High Throughput Simulation on the ImpurityVacancy Diffusion Mechanism Using First-principles Calculations	293
		Ignacio Martin-Bragado, Y. Park, C. Zechner, and Y.S. Oh (Synopsys, Mountain View, CA, USA)	
P17	п	Impact of the Effective Mass on the Mobility in Si Nanowire Transistors	297
P18	п	Impact of Strain on S/D tunneling in FinFETs: A MS-EMC Study	301
P19	н	Predictive TCAD of Cu₂ZnSnS₄ (CZTS) Solar Cells	305
P20	н	VHDL-AMS Thermo-Mechanical Model for Coupled Analysis of Power Module Degradation in Circuit Simulation Environments Olufisayo Olanrewaju and A. Castellazzi (University of Nottingham, UK)	30 9
P21	п	First Principles Investigation of Al_2O_3/β - Ga_2O_3 Interface Structures	314
P22	н	Biaxial Strain Based Performance Modulation of Negative-Capacitance FETs Moonhoi Kim, J. Seo, and M. Shin (KAIST, Korea)	318
P23	п	A Simulation Perspective: The Potential and Limitation of Ge GAA CMOS Devices	323
P24	н	Simulation of Hot-Electron Effects with Multi-Band Semiconductor Devices Lars Tatum, M. Sciullo, and M. Law (University of Florida, Gainesville, FL, USA)	327
Confe	erence Dinner (Zlo	otnik Family Ballroom 5)	
	6:30 –	Plated Dinner	

Wednesday, September 26

Light Breakfast (Zlotnik Family Ballroom 4 & 5 pre-function) 7:30 – 8:30

Session 15: Plenary (Zlotnik Family Ballroom 4) Chairperson Leonard F. Register (The University of Texas at Austin, USA) 15.1 8:30 - 9:20Plenary Talk: Novel Materials + Novel Integration = Novel Electronics......N/A Aaron Thean (National University of Singapore, Singapore) **Break** (Zlotnik Family Ballroom 4 & 5 pre-function) 9:20 – 9:40 Session 16: Advanced Technology Analysis (Zlotnik Family Ballroom 4) Chairpersons Jürgen Lorenz (Fraunhofer IISB, Germany) Guangrui (Maggie) Xia (University of British Columbia, Vancouver, Canada) 16.1 9:40 - 10:10Invited Talk: Experiments and Modeling of Mass Transport Phenomena in SiGe Guangrui (Maggie) Xia (University of British Columbia, Vancouver, Canada) 16.2 10:10 - 10:30Topography Simulation of 4H-SiC-Chemical-Vapor-Deposition Trench Filling Kazuhiro Mochizuki, S. Ji, R. Kosugi, Y. Yonezawa, and H. Okumura (National Institute of Advanced Industrial Science and Technology (AIST), Japan) 16.3 10:30 - 10:50Steady-State Empirical Model for Electrical Activation of Silicon-Implanted Alexander Toifl¹, V. Simonka¹, A. Hossinger², S. Selberherr¹, and J. Weinbub¹ (¹Technical University of Vienna, Austria, ²Silvaco Europe, Cambridge, UK) 16.4 10:50 - 11:10Technique for Asymmetric Source/Drain Resistance Extraction on a Single Gate Phil Oldiges¹, C. Zhang², X. Miao², M. Kang³, and T. Yamashita² (¹IBM Research, Yorktown Heights, NY, USA, ²IBM Research, Albany, NY, USA, ³Samsung, Albany, NY, USA) 16.5 11:10 - 11:30Sylvan Baudot¹, S. Guissi², A.P. Milenin¹, J. Ervin², and T. Schram¹ (¹IMEC, Leuven, Belgium, ²Coventor, Villebon sur Yvette, France) 16.6 11:30 - 11:50Dynamical Space Partitioning for Acceleration of Parallelized Lattice Kinetic Takeshi Nishimatsu¹, A. Payet², B. Lee³, Y. Kayama¹, K. Ishikawa¹, A. Schmidt², I. Jang², and D.S. Kim² (¹Samsung, Yokohama, Japan, ²Samsung, Hwaseong-si, Korea, ³Samsung, San Jose, CA, USA)

Session 17: Interaction of Transistors and Circuits (Zlotnik Family Ballroom 5) Chairpersons Philippe Matagne (IMEC, Belgium) Azad Naeemi (Georgia Tech. University, Atlanta, USA) 17.1 9:40 - 10:10Invited Talk: Performance Modeling and Circuit Design for Beyond-CMOS Azad Naeemi (Georgia Tech. University, Atlanta, USA) 17.2 10:10 - 10:30A Compact Model of Drift and Diffusion Memristor Applied in Neuron Circuits Ying Zhao, C. Fang, N.D. Lu, M. Liu, Q. Li, F. Zhang, and L. Li (Chinese Academy of Sciences, China) 17.3 10:30 - 10:50New Physical Insight for Analog Application in PSP Bulk Compact Sebastiene Martinie¹, O. Rozeau¹, T. Poiroux¹, J.C. Barbe¹, F. Gilibert², X. Montagner², S. El Ghouli², A. Juge², G.D.J. Smit³, and A. Scholten³ (¹CEA-LETI, Grenoble, France, ²STMicroelectronics, Crolles, France, ³NXP Semiconductor, Netherlands) 17.4 10:50 - 11:10 Methodology to Generate Approximate Circuits to Reduce Process Induced Kaship Sheikhand L. Wei (University of Waterloo, ON, Canada) 17.5 11:10 - 11:30Compact Modelling of Single Event Transient in Bulk MOSFET for SPICE: Neil Rostand^{1,2}, S. Martinie², J. Lacord², O. Rozeau², O. Billoint², J.C. Barbe², T. Poiroux², and G. Hubert¹ (¹French Aerospace Lab (ONERA), Toulouse, France, ²CEA-LETI, Grenoble, France) 17.6 11:30 - 11:50Well-Posed Verilog-A Compact Model for Phase Change Memory......369 S.R. Kulkarni¹, D.V. Kadetotad², J.S. Seo², and B. Rajendran¹ (¹New Jersey Institute

of Technology, Newark, NJ, USA, ²Arizona State University, Tempe, AZ, USA)

Lunch (Tejas Dining Room) 11:50 – 1:00

Conference Ends