

2018 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD 2018)

**Austin, Texas, USA
24 – 26 September 2018**



**IEEE Catalog Number: CFP18SSD-POD
ISBN: 978-1-5386-6791-0**

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18SSD-POD
ISBN (Print-On-Demand):	978-1-5386-6791-0
ISBN (Online):	978-1-5386-6790-3
ISSN:	1946-1569

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Program

Monday, September 24

Light breakfast (Zlotnik Family Ballroom 4 & 5 pre-function) 7:30 – 8:30

Session 1: Plenary (Zlotnik Family Ballroom 4)

Chairperson

Victor Moroz (Synopsys, USA)

	8:30 – 8:40	Welcome and Opening Remarks Leonard F. Register (SISPAD 2018 Conference General Chair, and The University of Texas at Austin, USA)	
1.1	8:40 – 9:30	Plenary Talk: Atomistic Simulations, Tools to Gain Fundamental Understanding in Materials And Device Properties N/A Geoffrey Pourtois (IMEC, Belgium)	

Break with snacks (Zlotnik Family Ballroom 4 & 5 pre-function) 9:30 – 9:50

Session 2: Quantum Transport (Zlotnik Family Ballroom 4)

Chairpersons

Sayed Hasan (Intel, USA)

Pierpaolo Palestri (University of Udine, Italy)

	9:50 – 10:10	Simulation of Quantum Current in Double Gate MOSFETs: Vortices in Electron Transport 1 P. B. Vyas ¹ , M. L. Van de Put ² , and M. V. Fischetti ^{1,2} (¹ Department of Electrical Engineering and ² Department of Materials Science and Engineering, The University of Texas at Dallas, USA)	
2.2	10:20 – 10:30	Nonequilibrium Green’s Function Method: Büttiker Probes for Carrier Generation and Recombination 5 Kuang-Chung Wang, Yuanchen Chu, Daniel Valencia, Junzhe Geng, James Charles, Prasad Sarangapani, and Tillmann Kubis (Electrical and Computer Engineering, Purdue University, USA)	
2.3	10:30 – 10:50	Electron-only Explicit Screening Quantum Transport Model for Semiconductor Nanodevices 9 Yuanchen Chu, Prasad Sarangapani, James Charles, Gerhard Klimeck and Tillmann Kubis (Network for Computational Nanotechnology, Purdue University, USA)	

2.4	10:50 – 11:10	Quasi 1D Multi-physics Modeling of Silicon Heterojunction Solar Cells 14 Pradyumna Muralidharan, Stephen M. Goodnick and Dragica Vasileska (Arizona State University, AZ, USA)
2.5	11:10 – 11:30	Effect of Electron-Electron Scattering on the Carrier Distribution in Semiconductor Devices 18 Hans Kosina and Markus Kampl (Institute for Microelectronics, Technical University of Vienna, Austria)
2.6	11:30 – 11:50	NESS: New Flexible Nano-Electronic Simulation Software 22 S. Berrada, H. Carrillo-Nuñez, J. Lee, C. Medina-Bailon, T. Dutta, M. Duan, F. Adamu-Lema, V. Georgiev, and A. Asenov (School of Engineering, University of Glasgow, UK)

Session 3: 2D Materials and Sensors (Zlotnik Family Ballroom 5)

Chairpersons

Geert Eneman (IMEC, Belgium)

Blanka Magyari-Kope (Stanford University, USA)

3.1	9:50 – 10:10	An Improved Random Path Length Algorithm for P-I-N and Staircase Avalanche Photodiodes 26 A. Pilotto ¹ , P. Palestri ¹ , L. Selmi ² , M. Antonelli ³ , F. Arfelli ^{4,5} , G. Biasiol ⁶ , G. Cautero ^{3,5} , F. Driussi ¹ , R. H. Menk ^{3,5} , C. Nichetti ^{3,4} , and T. Steinhartova ^{4,6} (¹ DPIA, University of Udine, ² DIEF, University of Modena and Reggio Emilia, ³ Elettra-Sincrotrone Trieste S.C.p.A., ⁴ Department of Physics, University of Trieste, ⁵ Istituto Nazionale di Fisica Nucleare (INFN), and ⁶ IOM CNR, Laboratorio TASC, Italy)
3.2	10:10 – 10:30	Physics-based Modelling of MoS₂: The Layered Structure Concept N/A Gioele Mirabelli, Paul K. Hurley, and Ray Duffy (Tyndall National Institute, University College Cork, Ireland)
3.3	10:30 – 10:50	Optical Properties of Organic Perovskite Materials for Finite Nanostructures 31 Hoon Ryu [†] and Ki-Ha Hong [‡] ([†] National Institute of Supercomputing and Networking, Korea Institute of Science and Technology Information, and [‡] Department of Material Sciences and Engineering, National Hanbat University, Korea)
3.4	10:50 – 11:10	Atomistic Design of Quantum Biomimetic Electronic Nose 34 Swetapadma Sahoo, Nidhi Pandey, Dipankar Saha, Swaroop Ganguly (Department of Electrical Engineering, Indian Institute of Technology, Bombay (IIT), Mumbai, India)
3.5	11:10 – 11:30	Theoretical Study of InAlAs Digital Alloy Avalanche Photodiodes N/A Jiyuan Zheng ¹ , Yaohua Tan ¹ , Yuan Yuan ¹ , Yiwei Peng ¹ , Ann-Kathryn Rockwell ² , Seth R. Bank ² , Avik W. Ghosh ^{1,3} , and Joe C. Campbell ¹ (¹ Department of Electrical and Computer Engineering, University of Virginia University of Virginia, ² Microelectronics Research Center, University of Texas at Austin, and ³ Department of Physics, University of Virginia, USA)

3.6	11:30 – 11:50	Nonequilibrium Green’s Function Method: Transport and Band Tail Predictions in Transition Metal Dichalcogenides 38 Prasad Sarangapani, Yuanchen Chu, Kuang Chung Wang, Daniel Valencia, James Charles, and Tillmann Kubis (Network for Computational Nanotechnology, Purdue University, USA)
-----	---------------	--

Lunch (Tejas Dining Room) 11:50 – 1:10

Session 4: Design-Technology Co-Optimization (Zlotnik Family Ballroom 4)

Chairpersons

Daniel Connelly (Atomera, USA)

Myung-Hee Na (IBM, USA)

4.1	1:10 – 1:40	Invited Talk: Rapid and Holistic Technology Evaluation for Exploratory DTCO in Beyond 7 nm Technologies 40 Myung-Hee Na (IBM, Albany, NY, USA)
4.2	1:40 – 2:00	DTCO and TCAD for a 12 Layer-EUV Ultra-Scaled SGT 6T-SRAM 45 P. Matagne ¹ , H. Nakamura ² , M.-S. Kim ¹ , Y. Kikuchi ¹ , T. Huynh-Bao ¹ , Z. Tao ¹ , W. Li ¹ , K. Devriendt ¹ , L.-A. Ragnarsson ¹ , J. Boemmels ¹ , A. Mallik ¹ , E. Altamirano-Sachez ¹ , F. Sebaai ¹ , C. Lorant ¹ , N. Jourdan ¹ , C. Porret ¹ , D. Mocuta ¹ , N. Harada ² , and F. Masuoka ² (¹ IMEC, Leuven, Belgium, and ² Unisantis Electronics, Singapore)
4.3	2:00 – 2:20	Intelligent DTCO (iDTCO) for Next Generation Logic Path-finding 49 Uihui Kwon ¹ , Takeshi Okagaki ¹ , Saetbyeol Ahn ¹ , Jihye Shin ¹ , Ah-young Kim ¹ , Young-seok Song ¹ , Sungyeol Kim ¹ , Jongchol Kim ¹ , Dae Sin Kim ¹ , Weiyi Qi ² , Yang Lu ² , Hong-Hyun Park ² , Woosung Choi ² (¹ Samsung, Korea and ² Samsung, San Jose, USA)
4.4	2:20 – 2:40	FANTASI: A Novel Device-to-Circuits Simulation Framework for Fast Estimation of Write Error Rates in Spintronics 53 Venkata Pavan Kumar Miriyala (Department of Electrical and Computer Engineering, National University of Singapore, Singapore)
4.5	2:40 – 3:00	The Efficient DTCO Compact Modeling Solutions to Improve MHC and Reduce TAT 58 Yo-Han Kim, Udit Monga, Jungmin Lee, Minkyong Kim, Jaesung Park, Chanhoo Yoo, Kyungjin Jung, Sungduk Hong, Sung Jin Kim, Dae Sin Kim, and Hokyu Kang (Samsung, Korea)

Session 5: First Principles Analysis (Zlotnik Family Ballroom 5)

Chairpersons

Geoffrey Pourtois (IMEC, Belgium)

Mathieu Luisier (ETH Zurich, Switzerland)

5.1	1:10 – 1:40	Invited Talk: Advanced Algorithms for Ab-initio Device Simulations 62 Mathieu Luisier (Integrated System Laboratory, ETH Zurich, Switzerland)
-----	-------------	---

5.2	1:40 – 2:00	First Principles Calculations of the Effect of Stress in the I-V Characteristics of the CoSi₂/Si Interface 67 Oscar D. Restrepo, Qun Gao, Shesh M. Pandey, Eduardo Cruz-Silva, and El Mehdi Bazizi (GlobalFoundries, Malta, NY, USA)
5.3	2:00 – 2:20	Efficient Modeling of Electron Transport with Plane Waves 71 M. L. Van de Put, A. A. Laturia, M. V. Fischetti, and W. G. Vandenberghe (Department of Materials Science, The University of Texas at Dallas, TX, USA)
5.4	2:20 – 2:40	Boundary Concepts for an Improvement of the Numerical Solution with Regard to the Wigner Transport Equation 75 Lukas Schulz and Dirk Schulz (Technical University of Dortmund, Germany)
5.5	2:40 – 3:00	First-principles Method for the Phonon-limited Resistivity of Metals 79 Tue Gunst ¹ , Kurt Stokbro ² , and Anders Blom ² (¹ Department of Micro- and Nanotechnology (DTU Nanotech), Center for Nanostructured Graphene (CNG), Technical University of Denmark, and ² Synopsys QuantumWise, Mountain View, USA)

Break with snacks (Zlotnik Family Ballroom 4 & 5 pre-function) 3:00 – 3:20

Session 6: Process Defects and Interconnects (Zlotnik Family Ballroom 4)

Chairpersons

Jürgen Lorenz (Fraunhofer IISB, Germany)
Harsono Simka (Samsung, USA)

6.1	3:20 – 3:50	Invited Talk: Modeling of Interconnect Materials and Interfaces - Challenges and Opportunities N/A Harsono Simka (Samsung, Austin, TX, USA)
6.2	3:50 – 4:10	Modeling the Influence of Grains and Material Interfaces on Electromigration 83 Lado Filipovic [†] and Roberto Lacerda de Orio [‡] ([†] Institute for Microelectronics Technical University, Wien, Austria and [‡] Electrical and Computer Engineering, University of Campinas (UNICAMP), Brazil)
6.3	4:10 – 4:30	Effect of Defects on the Grain and Grain Boundary Strength in Polycrystalline Copper Thin Films 88 Ken Suzuki, Fan Yiqing Yifan Luo, and Hideo Miura (Fracture and Reliability Research Institute, Tohoku University, Japan)
6.4	4:30 – 4:50	Carrier Transport in a Two-Dimensional Topological Insulator Nanoribbon in Presence of Vacancy Defects 92 Sabyasachi Tiwari ¹ , Maarten L. Van de Put ¹ , Bart Sorée ^{2,3,4} , and William Vandenberghe ¹ (¹ The University of Texas at Dallas, USA, and ² IMEC, ³ Dept. of Electrical Engineering, KU Leuven, and ⁴ Department of Physics, University of Antwerpen, Belgium)
6.5	4:50 – 5:10	TEM Based Dislocation Auto Analysis Flow of Advanced Logic Devices 97 Seon-Young Lee, Ilgyou Shin, Sung-Bo Shim, Alexander Schmidt, Inkook Jang, Dae Sin Kim (Samsung, Hwasung, Korea)

Session 7: Memory I (Zlotnik Family Ballroom 5)

Chairpersons

Seong-Dong Kim (SK Hynix, Korea)

Uihui Kwon (Samsung, Korea)

7.1	3:20 – 3:50	Invited Talk: Emerging Memory Modeling Challenges 101 Andrea Ghetti ¹ , Augusto Benvenuti ¹ , Aurelio Mauri ¹ , Haitao Liu ² , and Chandra Mouli ² (¹ Micron, Agrate, Italy and ² Micron, Boise, USA)
7.2	3:50 – 4:10	Investigation of the Electrode Materials in Conductive Bridging Memory Cells from First-Principle 107 F. Ducry, K. Portner, S. Andermatt, and M. Luisier (Integrated Systems Laboratory, ETH Zurich, Switzerland)
7.3	4:10 – 4:30	Multiscale Modeling of Ferroelectric Memory Performances and Reliability 111 Milan Pešić ¹ , Valerio Di Lecce ¹ , Dipankar Pramanik ¹ , Luca Larcher ² (¹ MDLsoft, Santa Clara, USA, ² DISMI, University of Modena and Reggio Emilia, Italy)
7.4	4:30 – 4:50	Evidence of Fast and Low Voltage A2RAM ‘1’ State Programming 115 F. Tchene Wakam ^{1,2} , J. Lacord ¹ , M. Bawedin ² , S. Martinie ¹ , S. Cristoloveanu ² and J.-Ch. Barbé ¹ (¹ University of Grenoble Alpes, CEA-LETI, France. ² University Grenoble Alpes, IMEP-LAHC, France)
7.5	4:50 – 5:10	Modelling on Aging Induced Time Dependent Variability of Z²FET for Memory Applications 119 M. Duan ¹ , B. Cheng ² , F. Adamu-Lema ¹ , P. Asenov ² , T. Dutta ¹ , X. Wang ² , V. P. Georgiev ¹ , C. Millar ² , A. Asenov ^{1,2} (¹ University of Glasgow, UK and ² Synopsys, Glasgow, UK)

Tuesday, September 25

Light Breakfast (Zlotnik Family Ballroom 4 & 5 pre-function) 7:30 – 8:30

Session 8: Plenary (Zlotnik Family Ballroom 4)

Chairperson

David Esseni (University of Udine, Italy)

	8:30 – 8:40	SISPAD 2019 announcement David Esseni (SISPAD 2019 Conference Chair and University of Udine, Italy)
8.1	8:40 – 9:30	Plenary Talk: Status of Integrated Reactor and Feature Scale Modeling for Plasma-based Semiconductor Fabrication N/A Mark Kushner (University of Michigan, USA)

Break with snacks (Zlotnik Family Ballroom 4 & 5 pre-function) 9:30 – 9:50

Session 9: Negative Capacitance FETs and Tunneling FETs (Zlotnik Family Ballroom 4)

Chairpersons

Daniel Connelly (Atomera, USA)

Juan Duarte (University of California, Berkeley, USA)

- 9.1 9:50 – 10:20 **Invited Talk: Negative-Capacitance FinFETs: Numerical Simulation, Compact Modeling and Circuit Evaluation** 123
J. P. Duarte, Y.-K. Lin, Y.-H. Liao, A. Sachid, M.-Y. Kao, H. Agarwal, P. Kushwaha, K. Chatterjee, D. Kwon, H.-L. Chang, S. Salahuddin, and C. Hu (Dept. of Electrical Engineering and Computer Science, University of California, Berkeley, USA)
- 9.2 10:20 – 10:40 **Physical Insights on Junction Controllability for Improved Performance of Planar Trigate Tunnel FET as Capacitorless Dynamic Memory** 129
Nupur Navlakha (Indian Institute of Technology, Indore, India)
- 9.3 10:40 – 11:00 **Enhancement of Resonance by the Use of Multiple Tunnel Barriers in Bilayer Graphene-Based Interlayer Tunnel Field Effect Transistors** 133
Nitin Prasad, Sanjay K. Banerjee, and Leonard F. Register (University of Texas at Austin, USA)
- 9.4 11:00 – 11:20 **Design Guidelines and Limitations of Multilayer Two-dimensional Vertical Tunneling FETs for Ultra-Low Power Logic Applications** 138
Shang-Chun Lu^{1,3}, Yuanchen Chu^{2,3}, Youngseok Kim¹, Mohamed Y. Mohamed⁴, Gerhard Klimeck², Thomas Palacios³, and Umberto Ravaioli¹ (¹University of Illinois at Urbana-Champaign, Urbana, IL, USA, ²Purdue University, West Lafayette, IN, USA, ³Massachusetts Institute of Technology, Cambridge, MA, USA, ⁴MIT Lincoln Laboratory, Lexington, MA, USA)
- 9.5 11:20 – 11:40 **Efficient Two-Band based Non-Equilibrium Green's Function Approach for Modeling Tunneling Nano-Devices** 141
Hamilton Carrillo-Nunez¹, Jaehyun Lee¹, Salim Berrada¹, Cristina Medina-Bailon¹, Mathieu Luisier², Asen Asenov¹, and Vihar P. Georgiev¹ (¹University of Glasgow, UK, ²ETH Zurich, Switzerland)

Session 10: Power Switches and Thermal Analysis (Zlotnik Family Ballroom 5)

Chairpersons

Aaron Thean (National University of Singapore, Singapore)

Anh-Tuan Pham (Samsung, USA)

- 10.1 9:50 – 10:20 **Invited Talk: Simulations of Self-Heating Effects in SiGe pFinFETs Based on Self-Consistent Solution of Carrier/Phonon BTE Coupled System** 145
Anh-Tuan Pham¹, M.A. Pourghaderi², S. Jin¹, Y. Lu¹, H.H. Park¹, W. Choi¹, J.C. Kim², U. Kwon², and D.S. Kim² (¹Samsung, San Jose, USA, ²Samsung, Hwasung-si, Korea)
- 10.2 10:20 – 10:40 **Design Guidelines for Thermopower Generators with Multi-Layered Black Phosphorus** 149
Parijat Sengupta, Giftsondass Irudayadass, and Junxia Shi (University of Illinois at Chicago, IL, USA)

10.3	10:40 – 11:00	Device Modeling of Graded III-N HEMTs for Improved Linearity 154 Mario Ancona ¹ , J.P. Calame ¹ , D.J. Meyer ¹ , and S. Rajan ² (¹ Naval Research Lab, Washington, DC, USA, ² The Ohio State University, Columbus, OH, USA)
10.4	11:00 – 11:20	Consistent Modeling of Snapback Phenomenon Based on Conventional I-V Measurements 159 Takahiro Izuka ¹ , M. Miura-Mattausch ¹ , H. Hashigami ² , and H.J. Mattausch ¹ (¹ University of Hiroshima, Japan, ² RIKOH Electronic Devices, Osaka, Japan)
10.5	11:20 – 11:40	A Deterministic Multi-Subband Boltzmann Transport Equation Solver for GaN Based HEMTs 163 Suhyeong Cha and S.M. Hong (Gwangju Institute of Science and Technology, Korea)

Lunch (Tejas Dining Room) 11:40 – 1:00

Session 11: Reliability (Zlotnik Family Ballroom 4)

Chairpersons

Sudarshan Narayanan (GlobalFoundries, USA)
Lado Filipovic (Technical University, Wien, Austria)

11.1	1:00 – 1:20	Modeling of Process (Ge, N) Dependence and Mechanical Strain Impact on NBTI in RMG HKMG SiGe FDSOI p-MOSFETs and p-FinFETs 167 Narendra Parihar ¹ , R. Tiwari ¹ , C. Ndiaye ² , M. Arabi ² , S. Mhira ² , H. Wong ³ , S. Motzny ³ , V. Moroz ³ , V. Huard ² , and S. Mahapatra ¹ (¹ Indian Institute of Technology, Bombay, India, ² STMicroelectronics, Crolles, France, ³ Synopsys, Mountain View, CA, USA)
11.2	1:20 – 1:40	On the NBTI of Junction-less Nanowire and Novel Operation Scheme to Minimize NBTI Degradation in Analog Circuits 172 Hiu Yung Wong ¹ , M. Choi ¹ , R. Tiwari ² , and S. Mahapatra ² (¹ Synopsys, Mountain View, USA, ² Indian Institute of Technology, Bombay, India)
11.3	1:40 – 2:00	Modeling Channel Length Scaling Impact on NBTI in RMG Si p-FinFETs 176 Narendra Parihar, R. Tiwari, and S. Mahapatra (Indian Institute of Technology, Bombay, India)
11.4	2:00 – 2:20	A Stochastic Modeling Framework for NBTI and TDDS in Small Area p-MOSFETs 181 R. Anandkrishnan, S. Bhagdikar, N. Choudhury, R. Rao, B. Fernandez, A. Chaudhury, N. Parihar, and S. Mahapatra (Indian Institute of Technology, Bombay, India)

Session 12: Memory II (Zlotnik Family Ballroom 5)

Chairpersons

Geert Eneman (IMEC, Belgium)
Andrea Ghetti (Micron, Italy)

12.1	1:00 – 1:20	Field-free Fast Reliable Deterministic Switching in Perpendicular Spin-Orbit Torque MRAM Cells 186 Viktor Sverdlov, A. Makarov, and S. Selberherr (Technical University of Vienna, Austria)
12.2	1:20 – 1:40	PCM Compact Model: Optimized Methodology for Model Card Extraction 190 Corentin Pigot ¹ , F. Gilibert ¹ , M. Reyboz ² , M. Bocquet ³ , and J.M. Portal ³ (¹ STMicroelectronics, Grenoble, France, ² Univ. Grenoble Alpes and CEA-LETI, Grenoble, France, ³ IM2NP, Aix-Marseille Univ., Marseille, France)
12.3	1:40 – 2:00	Analysis of the Effect of Field Enhancement at Fin Corners on Program Characteristics of FinFET Split-Gate MONOS 194 Kenichiro Sonoda, E. Tsukuda, S. Tsuda, T. Hayashi, Y. Akiyama, Y. Yamaguchi, and T. Yamashita (Renesas, Ibaraki, Japan)
12.4	2:00 – 2:20	MSDRAM, A2RAM and Z²-FET Performance Benchmark for 1T-DRAM Applications 198 Joris Lacord ¹ , M.S. Parihar ² , C. Navarro ¹ , F. Tcheme Wakam ^{1,2} , M. Bawedin ² , S. Cristoloveanu ² , F. Gamiz ³ , and J.Ch. Barbe ¹ (¹ University of Grenoble Alpes and CEA-LETI, France, ² University of Grenoble Alpes, IMEP-LAHC, Grenoble, France, ³ Univ. of Granada, Spain)

Break with snacks (Zlotnik Family Ballroom 4 & 5 pre-function) 2:20 – 2:40

Session 13: Transistor Design and Optimization (Zlotnik Family Ballroom 4)

Chairpersons

Phil Oldiges (IBM, USA)
Francis Benistant

13.1	2:40 – 3:10	Invited Talk: Future of TCAD: A Foundry Perspective N/A Francis Benistant
13.2	3:10 – 3:30	14 nm FinFET Device Boost via 2nd Generation Fins Optimized for High Performance CMOS Applications 202 El Mehdi Bazizi, E.K. Banghart, B. Zhu, J.H.M. Tng, F. Benistant, Y. Hu, X. He, H.C. Lo, D. Choi, and J.G. Lee (GlobalFoundries, Malta, NY, USA)
13.3	3:30 – 3:50	Toward More Realistic NEGF Simulations of Vertically Stacked Multiple SiNW FETs 206 Hong-Hyun Park ¹ , W. Choi ¹ , M.A. Pourghaderi ² , J. Kim ² , U. Kwon ² , and D.S. Kim ² (¹ Samsung, San Jose, CA, USA, ² Samsung, Hwasung-si, Korea)
13.4	3:50 – 4:10	Transistor Optimization with Novel Cavity for Advanced FinFET Technology 210 Hsien-Ching Lo, J. Peng, P. Zhao, E.M. Bazizi, Y. Hu, Y. Shi, Y. Qi, A. Vinslava, Y. Shen, W. Hong, Z. Hui, X. Zhang, A. Jha, X. Dou, S.Y. Mun, Y. Wang, J.G. Lee, D. Choi, O. Hu, and S.B. Samavedam (GlobalFoundries, Malta, NY, USA)

Session 14: Advanced Transport Modeling (Zlotnik Family Ballroom 5)

Chairpersons

Denis Rideau (STMicroelectronics, Inc., France)

William Vandenberghe (University of Texas at Dallas, USA)

14.1	2:40 – 3:10	Invited Talk: Device Simulations of Negative-capacitance Field-effect Transistors with a Ferroelectric Gate Insulator 214 Junichi Hattori (National Institute of Advanced Industrial Science and Technology (AIST), Japan)
14.2	3:10 – 3:30	First-principles Evaluation of Resistance Contributions in Ruthenium Interconnects for Advanced Technology Nodes 220 Hemant Dixit, J. Cho, and F. Benistant (GlobalFoundries, Malta, NY, USA)
14.3	3:30 – 3:50	Inter-band Coupling in EPM Based Band-structure Calculations of Group IV and III-V Nanostructures 224 D. Rideau ¹ , G. Mugny ¹ , M. Pala ² , and D. Esseni ³ (STMicroelectronics, Crolles, France, University of Paris-Saclay, Orsay, France, University of Udine, Italy)
14.4	3:50 – 4:10	Integrated Framework of DFT, Empirical potentials and Full Lattice Atomistic Kinetic Monte-Carlo to Determine Vacancy Diffusion in SiGe 228 Yong-Seog Oh ¹ , Y. Park ¹ , C. Zechner ² , and I. Martin-Bragado ¹ (¹ Synopsys, Mountain View, CA, USA, Synopsys, ² Aschheim, Germany)

Break 4:10 – 4:40

Poster Session (Rowling Hall, Guadalupe Room)

P1	4:40 – 6:30	A Carrier Lifetime Sensitivity Probe Based on Transient Capacitance: A Novel method to Characterize Lifetime in Z²FET 232 Fikru Adamu-Lema ¹ , M. Duan ^{1,2} , V. Georgiev ¹ , and A. Asenov ^{1,2} (¹ University of Glasgow, UK, ² Synopsys, Glasgow, UK)
P2	"	The Effect of Etching and Deposition Processes on the Width of Spacers Created during Self-Aligned Double Patterning 236 Eberhard Baer, Jürgen Lorenz (Fraunhofer IISB, Erlangen, Germany)
P3	"	The Influence of Carbon in the Back-barrier Layers on the Surface Electric Field Peaks in GaN Schottky Diodes 240 Benoit Bakeroot, B. De Jaeger, N. Ronchi, S. Stoffels, M. Zhao, and S. Decoutere (University of Gent, Belgium)
P4	"	Quantum Transport Investigation of Threshold Voltage Variability in Sub-10 nm Junctionless Si Nanowire FETs 244 Salim Berrada, J. Lee, H. Carillo-Nunes, C. Medina-Bailon, F. Adamu-Lema, V. Georgiev, and A. Asenov (University of Glasgow, UK)

P5	"	Surface and Grain Boundary Effects on Copper Interconnects Thin Films Modeling with an Atomistic Basis 248 Daniel Valencia, K.C. Wang, Y. Chu, G. Klimeck, and M. Povolotsky (Purdue University, West Lafayette, IN, USA)
P6	"	Investigation of the Dynamic Thermal Characteristic in Bulk FinFETs 251 Zhanfei Chen, L. Sun, J. Liu, and Jiachen Zheng (Hangzhou Dianzi University, China)
P7	"	A Highly Scalable and Energy-Efficient 1T DRAM Embedding a SiGe Quantum Well Structure for Significant Retention Enhancement 255 E. Yu and S. Cho (Gachon University, Seongnam, Korea)
P8	"	Statistical Variability Simulation of Novel Capacitor-less Z²FET DRAM: From Transistor to Circuit 258 Meng Duan ¹ , B. Chang ¹ , F. Adamu-Lema ² , P. Asenov ¹ , T. Dutta ² , X. Wang ¹ , V. Georgiev ² , C. Millar ¹ , and A. Asenov ^{1,2} (¹ Synopsys, Glasgow, UK, ² University of Glasgow, UK)
P9	"	Interplay of RDF and Gate LER Induced Statistical Variability in Negative Capacitance FETs 262 Tapas Dutta, V. Georgiev, and A. Asenov (University of Glasgow, UK)
P10	"	Analytic Band-to-Trap Tunneling Model Including Electric Field and Band Offset Enhancement 266 Xujiao Gao, B. Kerr, A. Huang, G. Hennigan, L. Musson, and M. Negoita (Sandia National Laboratories, Albuquerque, NM, USA)
P11	"	A Versatile Harmonic Balance Method in a Parallel Framework 271 Andy Huang, X. Gao, R. Pawlowski, J. Gates, L. Musson, G. Hennigan, and M. Negoita (Sandia National Laboratories, Albuquerque, NM, USA)
P12	"	A General Approach for Deformation Induced Stress on Flexible Electronics 276 Heetaek Lim, S. Kong, E. Guichard, and A. Hoessinger (Silvaco, Santa Clara, CA, UA)
P13	"	The Impact of Dopant Diffusion on Random Dopant Fluctuation in Si Nanowire FETs: A Quantum Transport Study 280 Jaehyun Lee, S. Berrada, H. Carillo-Nunez, C. Medina-Bailon, F. Adamu-Lema, V. Georgiev, and A. Asenov (University of Glasgow, UK)
P14	"	Investigation of Adsorbed Small-molecule on Boron Nitride Nanotube (BNNT) Based on First-principles Calculations 284 Nianduan Lu, W. Wei, X. Chuai, Y. Mei, Y. Lv, L. Li, and M. Liu (Institute of Microelectronics of Chinese Academy of Sciences, Beijing, China)
P15	"	Modeling and Finite Element Simulation of Gate Leakage in Cylindrical GAA Nanowire FETs 288 Ashutosh Mahajan, R. Solanki, R. Sahoo, and R. Patrikar (Indian Institute of Technology, Bombay, India)

P16	"	High Throughput Simulation on the Impurity --Vacancy Diffusion Mechanism Using First-principles Calculations	293
		Ignacio Martin-Bragado, Y. Park, C. Zechner, and Y.S. Oh (Synopsys, Mountain View, CA, USA)	
P17	"	Impact of the Effective Mass on the Mobility in Si Nanowire Transistors	297
		Cristina Medina-Bailon ¹ , T. Sadi ² , M. Nedjalkov ³ , J. Lee ¹ , S. Berrada ¹ , H. Carrillo-Nunez ¹ , V. Georgiev ¹ , S. Selberherr ³ , and A. Asenov ¹ (¹ University of Glasgow, UK, ² Aalto University, Finland, ³ Technical University of Vienna, Austria)	
P18	"	Impact of Strain on S/D tunneling in FinFETs: A MS-EMC Study	301
		Cristina Medina-Bailon ¹ , C. Sampedro ¹ , J.L. Padilla ¹ , A. Godoy ¹ , L. Donetti ¹ , V. Georgiev ² , F. Gamiz ¹ , and A. Asenov ² (¹ University of Granada, Spain, ² University of Glasgow, UK)	
P19	"	Predictive TCAD of Cu₂ZnSnS₄ (CZTS) Solar Cells	305
		Sundara Murthy Mopurisetty ¹ , M. Bajaj ² , and S. Ganguly ¹ (¹ Indian Institute of Technology, Mumbai, India, ² GlobalFoundries, Bangalore, India)	
P20	"	VHDL-AMS Thermo-Mechanical Model for Coupled Analysis of Power Module Degradation in Circuit Simulation Environments	309
		Olufisayo Olanrewaju and A. Castellazzi (University of Nottingham, UK)	
P21	"	First Principles Investigation of Al₂O₃/β-Ga₂O₃ Interface Structures	314
		Junsung Park and S.M. Hong (Gwangju Institute of Science and Technology, Korea)	
P22	"	Biaxial Strain Based Performance Modulation of Negative-Capacitance FETs	318
		Moonhoi Kim, J. Seo, and M. Shin (KAIST, Korea)	
P23	"	A Simulation Perspective: The Potential and Limitation of Ge GAA CMOS Devices	323
		Sheng-Kai Su ¹ , E. Chen ¹ and J. Wu ² (¹ Cooperate Research, ² TCAD Division, TSMC, Hsinchu, Taiwan)	
P24	"	Simulation of Hot-Electron Effects with Multi-Band Semiconductor Devices	327
		Lars Tatum, M. Sciallo, and M. Law (University of Florida, Gainesville, FL, USA)	

Conference Dinner (Zlotnik Family Ballroom 5)

6:30 – ... Plated Dinner

Wednesday, September 26

Light Breakfast (Zlotnik Family Ballroom 4 & 5 pre-function) 7:30 – 8:30

Session 15: Plenary (Zlotnik Family Ballroom 4)

Chairperson

Leonard F. Register (The University of Texas at Austin, USA)

- 15.1 8:30 – 9:20 **Plenary Talk: Novel Materials + Novel Integration = Novel Electronics**..... N/A
Aaron Thean (National University of Singapore, Singapore)

Break (Zlotnik Family Ballroom 4 & 5 pre-function) 9:20 – 9:40

Session 16: Advanced Technology Analysis (Zlotnik Family Ballroom 4)

Chairpersons

Jürgen Lorenz (Fraunhofer IISB, Germany)

Guangrui (Maggie) Xia (University of British Columbia, Vancouver, Canada)

- 16.1 9:40 – 10:10 **Invited Talk: Experiments and Modeling of Mass Transport Phenomena in SiGe Devices** N/A
Guangrui (Maggie) Xia (University of British Columbia, Vancouver, Canada)
- 16.2 10:10 – 10:30 **Topography Simulation of 4H-SiC-Chemical-Vapor-Deposition Trench Filling Including an Orientation-Dependent Surface Free Energy** 331
Kazuhiro Mochizuki, S. Ji, R. Kosugi, Y. Yonezawa, and H. Okumura (National Institute of Advanced Industrial Science and Technology (AIST), Japan)
- 16.3 10:30 – 10:50 **Steady-State Empirical Model for Electrical Activation of Silicon-Implanted Gallium Nitride** 336
Alexander Toifl¹, V. Simonka¹, A. Hossinger², S. Selberherr¹, and J. Weinbub¹
(¹Technical University of Vienna, Austria, ²Silvaco Europe, Cambridge, UK)
- 16.4 10:50 – 11:10 **Technique for Asymmetric Source/Drain Resistance Extraction on a Single Gate Length MOSFET** 340
Phil Oldiges¹, C. Zhang², X. Miao², M. Kang³, and T. Yamashita² (¹IBM Research, Yorktown Heights, NY, USA, ²IBM Research, Albany, NY, USA, ³Samsung, Albany, NY, USA)
- 16.5 11:10 – 11:30 **N7 FinFET Self-Aligned Quadruple Patterning Modeling** 344
Sylvan Baudot¹, S. Guissi², A.P. Milenin¹, J. Ervin², and T. Schram¹ (¹IMEC, Leuven, Belgium, ²Coventor, Villebon sur Yvette, France)
- 16.6 11:30 – 11:50 **Dynamical Space Partitioning for Acceleration of Parallelized Lattice Kinetic Monte Carlo Simulations** 348
Takeshi Nishimatsu¹, A. Payet², B. Lee³, Y. Kayama¹, K. Ishikawa¹, A. Schmidt², I. Jang², and D.S. Kim² (¹Samsung, Yokohama, Japan, ²Samsung, Hwaseong-si, Korea, ³Samsung, San Jose, CA, USA)

Session 17: Interaction of Transistors and Circuits (Zlotnik Family Ballroom 5)

Chairpersons

Philippe Matagne (IMEC, Belgium)

Azad Naeemi (Georgia Tech. University, Atlanta, USA)

17.1	9:40 – 10:10	Invited Talk: Performance Modeling and Circuit Design for Beyond-CMOS Devices	N/A
		Azad Naeemi (Georgia Tech. University, Atlanta, USA)	
17.2	10:10 – 10:30	A Compact Model of Drift and Diffusion Memristor Applied in Neuron Circuits Design	352
		Ying Zhao, C. Fang, N.D. Lu, M. Liu, Q. Li, F. Zhang, and L. Li (Chinese Academy of Sciences, China)	
17.3	10:30 – 10:50	New Physical Insight for Analog Application in PSP Bulk Compact Model	356
		Sebastiene Martinie ¹ , O. Rozeau ¹ , T. Poiroux ¹ , J.C. Barbe ¹ , F. Gilibert ² , X. Montagner ² , S. El Ghoul ² , A. Juge ² , G.D.J. Smit ³ , and A. Scholten ³ (¹ CEA-LETI, Grenoble, France, ² STMicroelectronics, Crolles, France, ³ NXP Semiconductor, Netherlands)	
17.4	10:50 – 11:10	Methodology to Generate Approximate Circuits to Reduce Process Induced Degradation in CNFET Based Circuits	360
		Kaship Sheikhand L. Wei (University of Waterloo, ON, Canada)	
17.5	11:10 – 11:30	Compact Modelling of Single Event Transient in Bulk MOSFET for SPICE: Application to Elementary Circuits	364
		Neil Rostand ^{1,2} , S. Martinie ² , J. Lacord ² , O. Rozeau ² , O. Billoint ² , J.C. Barbe ² , T. Poiroux ² , and G. Hubert ¹ (¹ French Aerospace Lab (ONERA), Toulouse, France, ² CEA-LETI, Grenoble, France)	
17.6	11:30 – 11:50	Well-Posed Verilog-A Compact Model for Phase Change Memory	369
		S.R. Kulkarni ¹ , D.V. Kadetotad ² , J.S. Seo ² , and B. Rajendran ¹ (¹ New Jersey Institute of Technology, Newark, NJ, USA, ² Arizona State University, Tempe, AZ, USA)	

Lunch (Tejas Dining Room) 11:50 – 1:00

Conference Ends