

2018 28th International Conference on Field Programmable Logic and Applications (FPL 2018)

**Dublin, Ireland
27-31 August 2018**



**IEEE Catalog Number: CFP18623-POD
ISBN: 978-1-5386-8518-1**

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18623-POD
ISBN (Print-On-Demand):	978-1-5386-8518-1
ISBN (Online):	978-1-5386-8517-4
ISSN:	1946-147X

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2018 International Conference on Field-Programmable Logic and Applications **FPL 2018**

Table of Contents

Welcome Message	xv
Organizing Committee	xvi
Steering Committee	xvii

Session M1A: Design Tools

Fast Adjustable NPN Classification using Generalized Symmetries	1
<i>Xuegong Zhou (Fudan University), Lingli Wang (Fudan University), Peiyi Zhao (Chapman University), and Alan Mishchenko (University of California at Berkeley)</i>	
A SAT-based Timing Driven Place and Route Flow for Critical Soft IP	8
<i>Henri Fraisse (Xilinx Inc.) and Dinesh Gaitonde (Xilinx Inc.)</i>	
Placement Strategies for 2.5D FPGA Fabric Architectures	16
<i>Chirag Ravishankar (Xilinx Inc.), Dinesh Gaitonde (Xilinx Inc.), and Trevor Bauer (Xilinx Inc.)</i>	
Deterministic Parallel Routing for FPGAs Based on Galois Parallel Execution Model	21
<i>Yehdhih Moctar (IBM Research), Mirjana Stojilovi (Ecole Polytechnique Fédérale de Lausanne (EPFL)), and Philip Brisk (University of California, Riverside)</i>	
Hierarchical Force-Based Block Spreading for Analytical FPGA Placement	26
<i>Dries Verbruggen (Ghent University), Elias Vansteenkiste (Ghent University), and Dirk Stroobandt (Ghent University)</i>	
Automatic Topology Optimization for FPGA Interconnect Synthesis	30
<i>Alex Rodionov (University of Toronto) and Jonathan Rose (University of Toronto)</i>	

Session M1B: ML Architectures

Embracing Diversity: Enhanced DSP Blocks for Low-Precision Deep Learning on FPGAs	35
<i>Andrew Boutros (University of Toronto), Sadegh Yazdanshenas (University of Toronto), and Vaughn Betz (University of Toronto)</i>	
Activation Function Architectures for FPGAs	43
<i>Bogdan Pasca (Intel) and Martin Langhammer (Intel)</i>	

FBNA: A Fully Binarized Neural Network Accelerator	51
<i>Peng Guo (Chinese Academy of Sciences; University of Chinese Academy of Sciences), Hong Ma (Chinese Academy of Sciences), Ruizhi Chen (Chinese Academy of Sciences; University of Chinese Academy of Sciences), Pin Li (Chinese Academy of Sciences), Shaolin Xie (Chinese Academy of Sciences), and Donglin Wang (Chinese Academy of Sciences)</i>	
ClosNets: Batchless DNN Training with On-Chip a Priori Sparse Neural Topologies	55
<i>Mihailo Isakov (Boston University), Alan Ehret (Boston University), and Michel Kinsy (Boston University)</i>	
RNA: An Accurate Residual Network Accelerator for Quantized and Reconstructed Deep Neural Networks	60
<i>Cheng Luo (Fudan University), Yuhua Wang (Fudan University), Wei Cao (Fudan University), Philip H.W. Leong (The University of Sydney), and Lingli Wang (Fudan University)</i>	
A Novel Low-Communication Energy-Efficient Reconfigurable CNN Acceleration Architecture	64
<i>Di Wu (Fudan University), Jin Chen (Fudan University), Wei Cao (Fudan University), and Lingli Wang (Fudan University)</i>	

Session M2A: Runtime Methods

Automatic BRAM Testing for Robust Dynamic Voltage Scaling for FPGAs	N/A
<i>Ibrahim Ahmed (University of Toronto), Shuze Zhao (University of Toronto), James Meijers (University of Toronto), Olivier Trescases (University of Toronto), and Vaughn Betz (University of Toronto)</i>	
DESSERT: Debugging RTL Effectively with State Snapshotting for Error Replays across Trillions of Cycles	76
<i>Donggyu Kim (University of California, Berkeley), Christopher Celio (Esperanto Technologies), Sagar Karandikar (University of California, Berkeley), David Biancolin (University of California, Berkeley), Jonathan Bachrach (University of California, Berkeley), and Krste Asanovi (University of California, Berkeley)</i>	
Enabling Low Impact, Rapid Debug for Highly Utilized FPGA Designs	81
<i>Robert Hale (Brigham Young University) and Brad Hutchings (Brigham Young University)</i>	
Fault Characterization Through FPGA Undervolting	85
<i>Behzad Salami (Barcelona Supercomputing Center (BSC)), Osman Unsal (Barcelona Supercomputing Center (BSC)), and Adrian Cristal (Barcelona Supercomputing Center (BSC))</i>	

Session M2B: Machine Learning Architectures

FINN-L: Library Extensions and Design Trade-Off Analysis for Variable Precision LSTM Networks on FPGAs	89
<i>Vladimir Rybalkin (TU Kaiserslautern), Alessandro Pappalardo (Xilinx, Inc.), Muhammad Mohsin Ghaffar (TU Kaiserslautern), Giulio Gambardella (Xilinx, Inc.), Norbert Wehn (TU Kaiserslautern), and Michaela Blott (Xilinx, Inc.)</i>	

Customizing Low-Precision Deep Neural Networks for FPGAs	97
<i>Julian Faraone (The University of Sydney), Giulio Gambardella (Xilinx), Nicholas Fraser (Xilinx), Michaela Blott (Xilinx), Philip Leong (Xilinx), and David Boland (University of Sydney)</i>	
Medusa: A Scalable Interconnect for Many-Port DNN Accelerators and Wide DRAM Controller Interfaces	101
<i>Yongming Shen (Stony Brook University), Tianchu Ji (Stony Brook University), Michael Ferdman (Stony Brook University), and Peter Milder (Stony Brook University)</i>	
In-Package Domain-Specific ASICs for Intel® Stratix® 10 FPGAs: A Case Study of Accelerating Deep Learning Using TensorTile ASIC	106
<i>Eriko Nurvitadhi (Intel Corporation), Jeffrey Cook (Intel Corporation), Asit Mishra (Intel Corporation), Debbie Marr (Intel Corporation), Kevin Nealis (Intel Corporation), Philip Colangelo (Intel Corporation), Andrew Ling (Intel Corporation), Davor Capalija (Intel Corporation), Utku Aydonat (Intel Corporation), Aravind Dasu (Intel Corporation), and Sergey Shumarayev (Intel Corporation)</i>	

Session M3A: Cloud/Databases

Resource Elastic Virtualization for FPGAs Using OpenCL	111
<i>Anuj Vaishnav (The University of Manchester), Khoa Dang Pham (The University of Manchester), Dirk Koch (The University of Manchester), and James Garside (The University of Manchester)</i>	
Providing Multi-tenant Services with FPGAs: Case Study on a Key-Value Store	119
<i>Zsolt István (ETH Zurich, CH), Gustavo Alonso (ETH Zurich, CH), and Ankit Singla (ETH Zurich, CH)</i>	
Accelerating Database Systems Using FPGAs: A Survey	125
<i>Philippos Papaphilippou (Imperial College London) and Wayne Luk (Imperial College London)</i>	
A Survey on FPGA Virtualization	131
<i>Anuj Vaishnav (The University of Manchester), Khoa Dang Pham (The University of Manchester), and Dirk Koch (The University of Manchester)</i>	

Session M3B: Machine Learning Frameworks

A Collaborative Framework for FPGA-based CNN Design Modeling and Optimization	139
<i>Jiandong Mu (Hong Kong University of Science and Technology (HKUST), China), Wei Zhang (Hong Kong University of Science and Technology (HKUST), China), Hao Liang (Alibaba Group), and Sharad Sinha (Indian Institute of Technology (IIT), Goa)</i>	
Towards Efficient Convolutional Neural Network for Domain-Specific Applications on FPGA	147
<i>Ruizhe Zhao (Imperial College London), Ho-Cheung Ng (Imperial College London), Wayne Luk (Imperial College London), and Xinyu Niu (Corerain Technologies Ltd.)</i>	

Cascade [^] CNN: Pushing the Performance Limits of Quantisation in Convolutional Neural Networks	155
<i>Alexandros Kouris (Imperial College London), Stylianos I. Venieris (Imperial College London), and Christos-Savvas Bouganis (Imperial College London)</i>	
Design Flow of Accelerating Hybrid Extremely Low Bit-Width Neural Network in Embedded FPGA	163
<i>Junsong Wang (IBM Research-China), Qiuwen Lou (University of Notre Dame), Xiaofan Zhang (University of Illinois at Urbana-Champaign), Chao Zhu (IBM Research-China), Yonghua Lin (IBM Research-China), and Deming Chen (University of Illinois at Urbana-Champaign)</i>	

Session T1A: Networking and Connectivity

FastPath: Towards Wire-Speed NVMe SSDs	170
<i>Athanasios Stratikopoulos (The University of Manchester), Christos Kotselidis (The University of Manchester), John Goodacre (The University of Manchester), and Mikel Luján (The University of Manchester)</i>	
FlueNT10G: A Programmable FPGA-based Network Tester for Multi-10-Gigabit Ethernet	178
<i>Andreas Oeldemann (Technical University of Munich), Thomas Wild (Technical University of Munich), and Andreas Herkersdorf (Technical University of Munich)</i>	
A Smart Network Interface Approach for Distributed Applications on Xilinx Zynq SoCs	186
<i>Shanker Shreejith (University of Warwick), Ryan A. Cooke (University of Warwick), and Suhaib A. Fahmy (University of Warwick)</i>	
Accelerating MPI Message Matching through FPGA Offload	191
<i>Qingqing Xiong (Boston University), Anthony Skjellum (University of Tennessee at Chattanooga), and Martin Herbordt (Boston University)</i>	

Session T1B: High Performance Applications

Median Filtering with Very Large Windows: SKA Algorithms for FPGAs	196
<i>Tyrone Sherwin (University of Auckland), Kevin I-Kai Wang (University of Auckland), Prabu Thiagaraj (University of Manchester; Raman Research Institute, Bangalore), and Oliver Sinnen (University of Auckland)</i>	
Accelerated Inference of Positive Selection on Whole Genomes	202
<i>Nikolaos Alachiotis (Institute of Computer Science, Foundation for Research and Technology - Hellas (FORTH)), Charalampos Vatsolakis (School of Electrical and Computer Engineering, Technical University of Crete, Chania), Grigorios Chrysos (School of Electrical and Computer Engineering, Technical University of Crete, Chania), and Dionisios Pneumatikatos (School of Electrical and Computer Engineering, Technical University of Crete, Chania)</i>	
SMEM++: A Pipelined and Time-Multiplexed SMEM Seeding Accelerator for Genome Sequencing	210
<i>Jason Cong (UCLA), Licheng Guo (UCLA), Po-Tsang Huang (National Chiao Tung University), Peng Wei (UCLA), and Tianhe Yu (UCLA)</i>	

Performance-Driven System Generation for Distributed Vertex-Centric Graph Processing on Multi-FPGA Systems	215
<i>Engelhardt Nina (The University of Hong Kong), Hung C.-H. Dominic (The University of Hong Kong), and So Hayden K.-H. (The University of Hong Kong)</i>	
High Performance Communication on Reconfigurable Clusters	219
<i>Jiayi Sheng (Falcon Computing Solutions, Inc.), Chen Yang (Boston University), and Martin C. Herbordt (Boston University)</i>	

Session T2A: Dynamic Reconfiguration

CIDPro: Custom Instructions for Dynamic Program Diversification	224
<i>Thinh Hung Pham (Nanyang Technological University, Singapore), Alexander Fell (Nanyang Technological University, Singapore), Arnab Kumar Biswas (University of South Brittany, France), Siew-Kei Lam (Nanyang Technological University, Singapore), and Nandeeshha Veeranna (Nanyang Technological University, Singapore)</i>	
Time-Shared Execution of Realtime Computer Vision Pipelines by Dynamic Partial Reconfiguration	230
<i>Marie Nguyen (Carnegie Mellon University) and James C. Hoe (Carnegie Mellon University)</i>	
Case for Fast FPGA Compilation Using Partial Reconfiguration	235
<i>Dongjoon Park (University of Pennsylvania), Yuanlong Xiao (University of Pennsylvania), Nevo Magnezi (University of Maryland), and André DeHon (University of Pennsylvania)</i>	
A Configuration Data Multicasting Method for Coarse-Grained Reconfigurable Architectures	239
<i>Takuya Kojima (Keio University) and Hideharu Amano (Keio University)</i>	

Session T2B: Architecture

Modular Block-RAM-Based Longest-Prefix Match Ternary Content-Addressable Memories	243
<i>Ameer M.S. Abdelhadi (Simon Fraser University), Guy G.F. Lemieux (The University of British Columbia), and Lesley Shannon (Simon Fraser University)</i>	
Weighted Group Decision Making Using Multi-identity Physical Unclonable Functions	251
<i>Lake Bu (Boston University) and Michel Kinsy (Boston University)</i>	
FPGAs with Reconfigurable Threshold Logic Gates for Improved Performance, Power and Area	256
<i>Ankit Wagle (Arizona State University), Jinghua Yang (Arizona State University), Aykut Dengi (Arizona State University), and Sarma Vrudhula (Arizona State University)</i>	
Everyone's a Critic: A Tool for Exploring RISC-V Projects	260
<i>Dustin Richmond (University of California, San Diego), Michael Barrow (University of California, San Diego), and Ryan Kastner (University of California, San Diego)</i>	

Session T3A: High Level Synthesis

ILP-Based Modulo Scheduling and Binding for Register Minimization	265
<i>Patrick Sittel (University of Kassel), Martin Kumm (University of Kassel), Julian Oppermann (TU Darmstadt), Konrad Möller (University of Kassel), Peter Zipf (University of Kassel), and Andreas Koch (TU Darmstadt)</i>	
Multi-fidelity Optimization for High-Level Synthesis Directives	272
<i>Charles Lo (University of Toronto) and Paul Chow (University of Toronto)</i>	
Dependence Graph Preprocessing for Faster Exact Modulo Scheduling in High-Level Synthesis	280
<i>Julian Oppermann (Technische Universität Darmstadt), Melanie Reuter-Oppermann (Karlsruhe Institute of Technology), Lukas Sommer (Technische Universität Darmstadt), Oliver Sinnen (University of Auckland), and Andreas Koch (Technische Universität Darmstadt)</i>	

Session T3B: Machine Learning

Reconfigurable Acceleration of 3D-CNNs for Human Action Recognition with Block Floating-Point Representation	287
<i>Hongxiang Fan (Imperial College London), Ho-Cheung Ng (Imperial College London), Shuanglong Liu (Imperial College London), Zhiqiang Que (Imperial College London), Xinyu Niu (Imperial College London), and Wayne Luk (Imperial College London)</i>	
Application Partitioning on FPGA Clusters: Inference over Decision Tree Ensembles	295
<i>Muhsen Owaida (ETHZ) and Gustavo Alonso (ETHZ)</i>	
Resource Reduction of BFGS Quasi-Newton Implementation on FPGA Using Fixed-Point Matrix Updating ...	301
<i>Jia Liu (Tianjin University) and Qiang Liu (Tianjin University)</i>	

Session W1A: Arithmetic

BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing	307
<i>Yaman Umuroglu (Xilinx Research Labs), Lahiru Rasnayake (Norwegian University of Science and Technology), and Magnus Sjölander (Norwegian University of Science and Technology)</i>	
A DSL-Based FFT Hardware Generator in Scala	315
<i>François Serre (ETH Zurich) and Markus Püschel (ETH Zurich)</i>	
Revisiting FPGA Implementation of Montgomery Multiplier in Redundant Number System for Efficient ECC Application in GF(p)	323
<i>Debdeep Mukhopadhyay (Indian Institute of Technology Kharagpur) and Debapriya Basu Roy</i>	
An Efficient Exact Fused Dot Product Processor in FPGA	327
<i>Luis Fiolhais (INESC-ID, Instituto Superior Técnico, Universidade de Lisboa) and Horácio Neto (INESC-ID, Instituto Superior Técnico, Universidade de Lisboa)</i>	

Efficient Multiple Constant Multiplication Using DSP Blocks in FPGA	331
<i>Ahmet Can Mert (Sabanci University), Hasan Azgin (Sabanci University), Ercan Kalali (Sabanci University), and Ilker Hamzaoglu (Sabanci University)</i>	

Session W1B: Computer Vision and Graphics

A FPGA Accelerator for Real-Time 3D Non-rigid Registration Using Tree Reweighted Message Passing and Dynamic Markov Random Field Generation	335
<i>Michael Barrow (University of California, San Diego), Steven M. Burns (Intel Corporation), and Ryan Kasner (University of California, San Diego)</i>	
An Efficient FPGA-based Axis-Aligned Box Tool for Embedded Computer Graphics	343
<i>Georgios Chatzianastasiou (Imperial College London) and George A. Constantinides (Imperial College London)</i>	
A Runtime Configurable Hardware Architecture for Computing Histogram-Based Feature Descriptors	351
<i>Murad Qasaimeh (Iowa State University), Joseph Zambreno (Iowa State University), and Phillip H. Jones (Iowa State University)</i>	
Submicrosecond Latency Video Compression in a Low-End FPGA-based System-on-Chip	355
<i>Tobías Alonso (Universidad Autónoma de Madrid), Mario Ruiz (Universidad Autónoma de Madrid), Ángel López García-Arias (Universidad Autónoma de Madrid), Gustavo Sutter (Universidad Autónoma de Madrid), and Jorge E. López de Vergara (Universidad Autónoma de Madrid)</i>	

Session W2A: Design Approaches

Latency Insensitive Design Styles for FPGAs	360
<i>Mustafa Abbas (University of Toronto) and Vaughn Betz (University of Toronto)</i>	
A Flexible K-Means Operator for Hybrid Databases	368
<i>Zhenhao He (ETH Zürich, Switzerland), David Sidler (ETH Zürich, Switzerland), Zsolt István (ETH Zürich, Switzerland), and Gustavo Alonso (ETH Zürich, Switzerland)</i>	
Lynq: A Lightweight Software Layer for Rapid SoC FPGA Prototyping	372
<i>Jonathan DECHELOTTE (IMS Lab, Univ. Bordeaux, Bordeaux INP), Russell TESSIER (Department of Electrical and Computer Engineering, University of Massachusetts), Dominique DALLET (IMS Lab, Univ. Bordeaux, Bordeaux INP), and Jeremie CRENNE (IMS Lab, Univ. Bordeaux, Bordeaux INP)</i>	
Workload Partitioning Strategy for Improved Parallelism on FPGA-CPU Heterogeneous Chips	376
<i>Sam Amiri (University of Bristol, UK), Mohammad Hosseinabady (University of Bristol, UK), Andres Rodriguez (Universidad de Malaga, Spain), Rafael Asenjo (Universidad de Malaga, Spain), Angeles Navarro (Universidad de Malaga, Spain), and Jose Nunez-Yanez (University of Bristol, UK)</i>	

Session W2B: Machine Learning - Tools

f-CNNx: A Toolflow for Mapping Multiple Convolutional Neural Networks on FPGAs	381
<i>Stylianos I. Venieris (Imperial College London) and Christos-Savvas Bouganis (Imperial College London)</i>	
CRRS: Custom Regression and Regularisation Solver for Large-Scale Linear Systems	389
<i>Andreea-Ingrid Cross (Imperial College London), Liucheng Guo (Imperial College London), Wayne Luk (Imperial College London), and Mark Salmon (Cambridge University)</i>	
A Framework for Acceleration of CNN Training on Deeply-Pipelined FPGA Clusters with Work and Weight Load Balancing	394
<i>Tong Geng (Boston University, USA), Tianqi Wang (University of Science and Technology of China), Ahmed Sanaullah (Boston University, USA), Chen Yang (Boston University, USA), Rushi Patel (Boston University, USA), and Martin Herbordt (Boston University, USA)</i>	
Lite-CNN: A High-Performance Architecture to Execute CNNs in Low Density FPGAs	399
<i>Mário Véstias (INESC-ID, ISEL, Instituto Politécnico de Lisboa), Rui Policarpo Duarte (INESC-ID, Instituto Superior Técnico, Universidade de Lisboa, Portugal), José T. de Sousa (INESC-ID, Instituto Superior Técnico, Universidade de Lisboa, Portugal), and Horácio C. Neto (INESC-ID, Instituto Superior Técnico, Universidade de Lisboa, Portugal)</i>	

Session W3A: Overlays/CGRAs

An FPGA Overlay Architecture Supporting Rapid Implementation of Functional Changes during On-Chip Debug	403
<i>Al-Shahna Jamal (University of British Columbia), Jeffrey Goeders (Brigham Young University), and Steven J.E Wilton (University of British Columbia)</i>	
DLA: Compiler and FPGA Overlay for Neural Network Inference Acceleration	411
<i>Mohamed S. Abdelfattah (Intel), David Han (Intel), Andrew Bitar (Intel), Roberto DiCecco (Intel), Shane O'Connell (Intel), Nitika Shanker (Intel), Joseph Chu (Intel), Ian Prins (Intel), Joshua Fender (Intel), Andrew C. Ling (Intel), and Gordon R. Chiu (Intel)</i>	
An Effective Architecture for Trace-Driven Emulation of Networks-on-Chip on FPGAs	419
<i>Thiem Van Chu (Tokyo Institute of Technology) and Kenji Kise (Tokyo Institute of Technology)</i>	

Session W3B: Machine Learning and Model Checking

Machine-Learning Based Congestion Estimation for Modern FPGAs	427
<i>Dani Maarouf (University of Guelph), Abeer Alhyari (University of Guelph), Ziad Abuowaimer (University of Guelph), Timothy Martin (University of Guelph), Andrew Gunter (University of Guelph), Gary Grewal (University of Guelph), Shawki Areibi (University of Guelph), and Anthony Vannelli (University of Saskatoon)</i>	

FPGASwarm: High Throughput Model Checking on FPGAs	N/A
<i>Shengsun Cho (Stony Brook University), Michael Ferdman (Stony Brook University), and Peter Milder (Stony Brook University)</i>	

PhD Forum

Lightweight Secure Processor Prototype on FPGA	443
<i>Yao Liu (City University of Hong Kong), Ray C.C. Cheung (City University of Hong Kong), and Hei Wong (City University of Hong Kong)</i>	
An Application-Specific Field-Programmable Tree Ensemble Architecture	445
<i>Jan Kuehn (University of Freiburg, Germany) and Yiannos Manoli (University of Freiburg, Germany)</i>	
Facilitating Easier Access to FPGAs in the Heterogeneous Cloud Ecosystems	447
<i>Umar Minhas (Queens University Belfast), Roger Woods, and Georgios Karakonstantis</i>	
Cycle-Accurate and Cycle-Reproducible Debugging of Embedded Designs Using Artificial Intelligence	449
<i>Habib ul Hasan Khan (Technische Universitaet Dresden) and Diana Göhringer (Technische Universitaet Dresden)</i>	

Demo Night Papers

A Demo of FPGA Aggressive Voltage Downscaling: Power and Reliability Tradeoffs	451
<i>Behzad Salami (Barcelona Supercomputing Center (BSC)), Osman Unsal (Barcelona Supercomputing Center (BSC)), and Adrian Cristal (Barcelona Supercomputing Center (BSC))</i>	
Digital Pre-distortion Implemented Using FPGA	453
<i>Declan Byrne (Maynooth University), Ronan Farrell (Maynooth University), Sidath Madhuwantha (Maynooth University), Miriam Leeser (Northeastern University, USA), and John Dooley (Maynooth University)</i>	
Accelerated Wire-Speed Packet Capture at 200 Gbps	N/A
<i>Lukáš Kekely (CESNET a.l.e.), Martin Špinler (CESNET a.l.e.), Štěpán Friedl (CESNET a.l.e.), Jiří Sikora (CESNET a.l.e.), and Jan Koenek (CESNET a.l.e.)</i>	
A Demonstration of FPGA-Based You Only Look Once Version2 (YOLOv2)	457
<i>Hiroki Nakahara (Tokyo Institute of Technology), Masayuki Shimoda (Tokyo Institute of Technology), and Shimpei Sato (Tokyo Institute of Technology)</i>	
viciLogic2.0 Online Learning and Prototyping Using PYNQ	459
<i>Fearghal Morgan (National University of Galway), Declan O'Loughlin (National University of Galway), Jeremy Audiger (Polytech Montpellier), Yohan Boyer (Polytech Montpellier), and Frank Callaly (National University of Galway)</i>	
Demonstration of Object Detection for Event-Driven Cameras on FPGAs and GPUs	461
<i>Masayuki Shimoda (Tokyo Institute of Technology), Shimpei Sato (Tokyo Institute of Technology), and Hiroki Nakahara (Tokyo Institute of Technology)</i>	

Towards in the Field Fast Pathogens Detection Using FPGAs	463
<i>Simone Casale Brunet (Swiss Institute of Bioinformatics), Thierry Schuepbach (Swiss Institute of Bioinformatics), Nicolas Guex (Swiss Institute of Bioinformatics), Christian Iseli (Swiss Institute of Bioinformatics), Alan Bridge (Swiss Institute of Bioinformatics), Dmitry Kuznetsov (Swiss Institute of Bioinformatics), Christian Sigrist (Swiss Institute of Bioinformatics), Philippe Lemerrier (Swiss Institute of Bioinformatics), Ioannis Xenarios (Swiss Institute of Bioinformatics), and Endri Bezati (Swiss Institute of Bioinformatics)</i>	
ADAS and Video Surveillance Analytics System Using Deep Learning Algorithms on FPGA	465
<i>Yi Shan (DeePhi)</i>	
Author Index	467