

2018 International Wafer Level Packaging Conference (IWLPC 2018)

**San Jose, California, USA
23 – 25 October 2018**



**IEEE Catalog Number: CFP18WAF-POD
ISBN: 978-1-5386-9308-7**

**Copyright © 2018, SMTA
All Rights Reserved**

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18WAF-POD
ISBN (Print-On-Demand):	978-1-5386-9308-7
ISBN (Online):	978-1-9445-4306-8

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

BOARD LEVEL RELIABILITY STUDY OF NEXT GENERATION LARGE DIE WAFER LEVEL CHIP SCALE PACKAGE STRUCTURES.....	1
<i>T. Henttonen, P. Mescher, D. Scott, H. Park, Y. Ko, K. Engel</i>	
CHIP BOARD INTERACTION ANALYSIS OF 22-NM FULLY DEPELETED SILICON ON INSULATOR (FD-SOI) TECHNOLOGY IN WAFER LEVEL PACKAGING (WLP).....	10
<i>J.K. Cho, D. Scott, J. Choi, W. Kang</i>	
AN INNOVATIVE APPLICATION OF FAN-OUT PACKAGING FOR TEST & MEASUREMENT- GRADE PRODUCTS.....	16
<i>B. Poe</i>	
WAFER-LEVEL FAN-OUT FOR HIGH-PERFORMANCE, LOW-COST PACKAGING OF MONOLITHIC RF MEMS/CMOS	22
<i>R. Hadizadeh, A. Laitinen, D. Molinero, N. Pereira, M. Pinheiro</i>	
MULTISCALE MODELS FOR ELECTROPLATING OF THROUGH SILICON VIAS	28
<i>K.H. Khoo, M. Lai, H. Ramanarayan, J. Hongmei, S. Wu, C.A. Joshi, K.R. Mangipudi, J.J. Cheng, S.S. Quek, D.T. Wu, N. Sridhar, M.S. Bharathi</i>	
WAVE FRONT PHASE IMAGING OF WAFER WARPAGE	37
<i>J. Trujillo, J.M.R. Rodrigues</i>	
HIGH DENSITY AND HIGH BANDWIDTH CHIP-TO-CHIP CONNECTIONS WITH 20μM PITCH FLIP-CHIP ON FAN-OUT WAFER LEVEL PACKAGE.....	43
<i>D. Velenis, A. Phommahaxay, P. Bex, F. Fodor, E.J. Marinissen, K. Rebibis, A. Miller, G. Beyer, E. Beyne</i>	
FABRICATION OF A HIGH PRECISION MAGNETIC POSITION SENSOR BASED ON A THROUGH SILICON VIA FIRST APPROACH	48
<i>K. Zoschke, H. Oppermann, J. Paul, H. Knoll, F.J. Braun, M. Saumer, M. Theis, P. Frank, A. Lenkl, F. Klose</i>	
A PRACTICAL GUIDE FOR FIRST-TIME FOWLP DESIGN SUCCESS	56
<i>K. Rinebold, J. Ferguson, K. Felton</i>	
HIGH SPEED 3D INSPECTION OF ADVANCED PACKAGE INTERCONNECT UNIFORMITY	63
<i>Z. He, J. Schaefer</i>	
DESIGN TRENDS AND CHALLENGES OF ADVANCED WAFER-LEVEL MANUFACTURING AND FANOUT.....	69
<i>B. Acito</i>	
ADVANCED EWLb (EMBEDDED WAFER LEVEL BALL GRID ARRAY) SOLUTIONS FOR MMWAVE APPLICATIONS	74
<i>D. Wang, F. An, S.W. Yoon</i>	
FAN-OUT WAFER PROCESSING IN THE HIGH DENSITY PACKAGING ERA.....	80
<i>D. Butler, C. Jones, S. Burgess, T. Wilby, P. Densley</i>	
LOW-DENSITY FAN-OUT SIP FOR WEARABLES AND IOT WITH HETEROGENEOUS INTEGRATION	86
<i>A. Martins, M. Pinheiro, A.F. Ferreira, R. Almeida, F. Matos, J. Oliveira, E. O'Toole, H.M. Santos, M.C. Monteiro, H. Gamboa, R.P. Silva</i>	
ANTENNA INTEGRATION TECHNOLOGIES FOR 5G CAR-APPLICATION	92
<i>F. Hopsch, A. Heinig</i>	
COMPARATIVE STUDY OF 3D PACKAGE CONFIGURATIONS IN POWER DELIVERY AND THERMAL PERSPECTIVE.....	97
<i>H. Lee, Y. Im, Y. Shin</i>	
ADVANCING ADVANCED PROCESS CONTROL IN BACKEND FACTORIES	104
<i>B. Williams, T. Nowalk, C. Reeves</i>	
FINE RDL FORMATION USING ALTERNATIVE PATTERNING SOLUTION FOR ADVANCED PACKAGING	110
<i>H. Hichri, M. Arendt, R. Hollman, O. Dimov, S. Malik</i>	
ADVANCED PACKAGING METROLOGY AND LITHOGRAPHY THAT OVERCOMES FOWLP/FOPLP DIE PLACEMENT ERROR.....	116
<i>K. Best, M. Marshall</i>	
OPTICAL RUN-OUT CORRECTION FOR IMPROVED LITHOGRAPHY OVERLAY ACCURACY FOR FOWLP APPLICATIONS	122
<i>M. Arendt, M. Gingerella, H. Hichri</i>	
LARGE AREA ENCAPSULATION: SOLID TYPE EPOXY MOLDING COMPOUND	129
<i>J. Kim, J.S. Kim, K.H. Kwon, Y.S. Yong, J.H. Kim, D.H. Lee, S.K. Kim, D. Park, J. Song</i>	

EXPOSED DIE FAN-OUT WAFER LEVEL PACKAGING BY TRANSFER MOLDING	134
<i>S.H.M. Kersjes, J.L.J. Zijl, N. de Jong, H. Wensink</i>	
IMPROVE CONTROL AMIDST DIE SHRINK, 3D PACKAGE COMPLICATION	140
<i>W.Y. Han, M. Marshall, M. Wilson</i>	
REDUCING THE COST OF APPLYING ULTRA-THIN, PACKAGE LEVEL EMI SHIELD COATINGS.....	147
<i>S. Erickson</i>	
ENABLING RELIABILITY OF 3D TSV ADVANCED PACKAGES WITH NON-CONDUCTIVE, PRE-APPLIED UNDERFILL FILM MATERIALS	151
<i>J. Bai, K. Shim, J. Jang, K. Lindsey, H. Li, Q. Zhuo, R. Guino, R.K. Trichur</i>	
THERMAL DEBONDING AND WARPAGE ADJUST OF FOWLP – A CRUCIAL STEP IN THE EVOLUTION OF ADVANCED PACKAGING?	158
<i>S. Oldeide, R. Beckmann, L. Giai-Miniet, K. Reitingen</i>	
DEGAS MODULE THERMAL ARCHITECTURE, VARIABLE WAFER DELAYS, AND THROUGHPUT, PRODUCTIVITY, AND CONSISTENCY IN FAN-OUT PACKAGING BARRIER/SEED LAYER PVD	164
<i>P. Werbaneth, B. Runstadler, S. North, V. Kudriavtsev, S. Krishnaswami, L. Danh, T. Bluck, C. Blonigan</i>	
SIGNIFICANT ADVANCEMENT IN LASER ABLATIVE RELEASE LAYER MATERIAL DESIGN ENABLING LOW-ENERGY AND LOW-RESIDUE DEBOND	172
<i>L. Prenger, Q. Wu, A. Southard, D. Blumenshine, R. Puligadda</i>	
FAILURE RELIEF IN WLP AND PLP POLYMER LAYERS.....	180
<i>R.L. Hubbard</i>	
RECENT DEVELOPMENTS IN PANEL LEVEL PACKAGING.....	187
<i>T. Braun, M. Billaud, H. Zedel, L. Stobbe, K.F. Becker, O. Hoelck, M. Wohrmann, L. Boettcher, M. Topper, R. Aschenbrenner, S. Voges, K.D. Lang, M. Schneider-Ramelow</i>	
FABRICATION OF REDISTRIBUTION STRUCTURE USING HIGHLY RELIABLE PHOTSENSITIVE POLYIMIDE FOR FAN OUT PANEL LEVEL PACKAGES.....	194
<i>H. Araki, Y. Shoji, Y. Masuda, K. Hashimoto, K. Matsumura, Y. Koyama, M. Tomikawa</i>	
REDISTRIBUTION-LAYERS (RDLS) FOR FAN-OUT PANEL-LEVEL PACKAGING	200
<i>J.H. Lau</i>	
STUDY OF FINE PITCH RDL FIRST FO-PLP/WLP.....	207
<i>H. Onozeki, H. Aoki, K. Mizuno, M. Nakata, N. Suzuki, T. Ogawa, T. Nonaka</i>	
DEVELOPMENT OF LOW TEMPERATURE DIRECT BOND INTERCONNECT TECHNOLOGY FOR DIE-TO-WAFER AND DIE-TO-DIE APPLICATIONS—STACKING, YIELD IMPROVEMENT, RELIABILITY ASSESSMENT.....	214
<i>G. Gao, L. Mirkarimi, T. Workman, G. Guevara, J. Theil, C. Uzoh, G. Fountain, B. Lee, P. Mrozek, M. Huynh, R. Katkar</i>	
TEMPORARY BONDING AND THE CHALLENGE OF CLEANING POST-DEBOND	221
<i>P. Tyler, K. Nulman, L. Mauer, M. Fowler, S. Molenhour</i>	
HETEROGENEOUS INTEGRATION BY COLLECTIVE DIE-TO-WAFER BONDING	228
<i>T. Uhrmann, J. Burggraf, M. Eibelhuber</i>	
THE ROAD TO WAFER-ON-WAFER (WOW) HIGH VOLUME MANUFACTURING (HVM)-ADVANCED SENSING IN WAFER HANDLING	232
<i>B. Kesil</i>	
Author Index	