

2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT 2018)

**Chicago, Illinois, USA
8 – 10 October 2018**



**IEEE Catalog Number: CFP18078-POD
ISBN: 978-1-5386-8399-6**

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18078-POD
ISBN (Print-On-Demand):	978-1-5386-8399-6
ISBN (Online):	978-1-5386-8398-9
ISSN:	1550-5774

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

COMPLEMENTARY RESISTIVE SWITCH SENSING.....	1
<i>Danilo Pellegrini ; Marco Ottavi ; Eugenio Martinelli ; Corrado Di Natale</i>	
THRESHOLD VOLTAGE EXTRACTION USING STATIC NBTI AGING	6
<i>Puneet Ramesh Savanur ; Spyros Tragoudas</i>	
EFFECTS OF VOLTAGE AND TEMPERATURE VARIATIONS ON THE ELECTRICAL MASKING CAPABILITY OF SUB-65 NM COMBINATIONAL LOGIC CIRCUITS	12
<i>Semiu A. Olowogemo ; William H. Robinson ; Daniel B. Limbrick</i>	
A PLACEMENT-AWARE SOFT ERROR RATE ESTIMATION OF COMBINATIONAL CIRCUITS FOR MULTIPLE TRANSIENT FAULTS IN CMOS TECHNOLOGY	18
<i>Georgios Ioannis Paliaroutis ; Pelopidas Tsoumanis ; Nestor Evmorfopoulos ; George Dimitriou ; Georgios I. Stamoulis</i>	
PERFORMANCE-BASED AND AGING-AWARE RESOURCE ALLOCATION FOR CONCURRENT GPU APPLICATIONS	24
<i>Zois-Gerasimos Tasoulas ; Ryan Guss ; Iraklis Anagnostopoulos</i>	
MULTIPLE FAULT DETECTION IN NANO PROGRAMMABLE LOGIC ARRAYS	30
<i>Pilin Junsangsri ; Fabrizio Lombardi</i>	
ANALYSIS OF THE EFFECTS OF SINGLE EVENT UPSETS (SEUS) ON USER MEMORY IN FPGA IMPLEMENTED VITERBI DECODERS	36
<i>Zhen Gao ; Lina Yan ; Jinhua Zhu ; Ruishi Han ; Pedro Reviriego</i>	
EVALUATING THE RESILIENCE OF PARALLEL APPLICATIONS.....	42
<i>Mark Wilkening ; Fritz Previlon ; David R. Kaeli ; Sudhanva Gurumurthi ; Steven Raasch ; Vilas Sridharan</i>	
STATE RECOVERY FOR COARSE-GRAIN TMR DESIGNS IN FPGAS USING PARTIAL RECONFIGURATION	48
<i>Markus Schütz ; Andreas Steiningner ; Florian Huemer ; Jakob Lechner</i>	
HYBRID ON-LINE SELF-TEST STRATEGY FOR DUAL-CORE LOCKSTEP PROCESSORS	54
<i>A. Floridia ; E. Sanchez</i>	
POSTPROCESSING PROCEDURE FOR REDUCING THE FAULTY SWITCHING ACTIVITY OF A LOW-POWER TEST SET	60
<i>Irith Pomeranz</i>	
PHYSICS-INFORMED MACHINE LEARNING FOR DRAM ERROR MODELING.....	66
<i>Elisabeth Baseman ; Nathan Debardeleben ; Sean Blanchard ; Juston Moore ; Olena Tkachenko ; Kurt Ferreira ; Taniya Siddiqua ; Vilas Sridharan</i>	
EFFICIENT NON-BINARY HAMMING CODES FOR LIMITED MAGNITUDE ERRORS IN MLC PCMS.....	72
<i>Abhishek Das ; Nur A. Toubia</i>	
A RUNTIME FAULT-TOLERANT ROUTING SCHEME FOR PARTIALLY CONNECTED 3D NETWORKS-ON-CHIP	78
<i>Alexandre Coelho ; Amir Charif ; Nacer-Eddine Zergainoh ; Raoul Velazco</i>	
FAST DYNAMIC DEVICE AUTHENTICATION BASED ON LORENZ CHAOTIC SYSTEMS	84
<i>Lake But ; Hai Cheng ; Michel A. Kinsy</i>	
ANALYSIS OF SINGLE EVENT UPSETS BASED ON DIGITAL CAMERAS WITH VERY SMALL PIXELS.....	90
<i>Glenn H. Chapman ; Rohan Thomas ; Klinsmann J. Coelho Silva Meneses ; Israel Koren ; Zahava Koren</i>	
CONSTRUCTION OF LATCH DESIGN WITH COMPLETE DOUBLE NODE UPSET TOLERANT CAPABILITY USING C-ELEMENT.....	96
<i>Yuta Yamamoto ; Kazuteru Namba</i>	
IMPROVING THE RESOLUTION OF MULTIPLE DEFECT DIAGNOSIS BY REMOVING AND SELECTING TESTS.....	102
<i>Naixing Wang ; Irith Pomeranz ; Brady Benware ; M. EnamulAmyeen ; Srikanth Venkataraman</i>	
A METHOD TO MODEL STATISTICAL PATH DELAYS FOR ACCURATE DEFECT COVERAGE	108
<i>Pavan KumarJavvaji ; Spyros Tragoudas</i>	
INVESTIGATION OF MEAN-ERROR METRICS FOR TESTING APPROXIMATE INTEGRATED CIRCUITS	114
<i>Marcello Traiola ; Arnaud Virazel ; Patrick Girard ; Mario Barbarschi ; Alberto Bosio</i>	

FPGA SEE TEST WITH ULTRA-HIGH ENERGY HEAVY IONS.....	120
<i>Gianluca Furano ; Antonis Tavoularis ; Lucana Santos ; Veronique Ferlet-Cavrois ; Cesar Boatella ; Ruben Garcia Alia ; Pablo Fernandez Martinez ; Maria Kastriotou ; Vanessa Wyrwoll ; Salvatore Danzeca ; Maris Tali ; Dejan Gacnik ; Iztok Kramberger ; Lars Juul ; Konstantinos Maragos ; George Lentaris</i>	
MATS**: AN ON-LINE TESTING APPROACH FOR RECONFIGURABLE EMBEDDED MEMORIES	124
<i>Ludovica Bozzoli ; Luca Sterpone</i>	
45NM BIT-INTERLEAVING DIFFERENTIAL 10T LOW LEAKAGE FINFET BASED SRAM WITH COLUMN-WISE WRITE ACCESS CONTROL	130
<i>Vishal Gupta ; Saurabh Khandelwal ; Jimson Mathew ; Marco Ottavi</i>	
Author Index	