

2018 Conference on Design and Architectures for Signal and Image Processing (DASIP 2018)

Porto, Portugal
10 – 12 October 2018



IEEE Catalog Number: CFP18DAS-POD
ISBN: 978-1-5386-8238-8

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18DAS-POD
ISBN (Print-On-Demand):	978-1-5386-8238-8
ISBN (Online):	978-1-5386-8237-1

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

Table of Contents

Cover Page	i
Message from DASIP'2018 General and Program Chairs	iii
DASIP'2018 Committees	iv
DASIP'2018 Keynotes	vii
DASIP'2018 Sponsors	x
Table of Contents	xi
Session: Architectures for efficient numerical computation	
Session Chair: Lionel Lacassagne, University Pierre et Marie Curie, France	1
Design and Open Source Implementation of a Reconfigurable Hardware Model Predictive Controller using Online Optimization	
by Florian Kästner, Michael Hübner	1
Efficient Architecture for Implementation of Hermite Interpolation on FPGA	
by Gibin Chacko George, Sriyash Caculo, Abhishek Moitra, Amalin Prince	7
Efficient Solving of Markov Decision Processes on GPUs using Parallelized Sparse Matrices	
by Adrian Sapio, Shuvra Bhattacharyya, Marilyn Wolf	13
POLYBiNN: A Scalable and Efficient Combinatorial Inference Engine for Neural Networks on FPGA	
by Ahmed Abdelsalam, Ahmed Elsheikh, Jean-Pierre David, J.M. Pierre Langlois	19
Session: Implementation of video processing algorithms - I	
Session Chair: Bertrand Le Gal, Université de Bordeaux, France	25
Energy and Execution Time Comparison of Optical Flow Algorithms on SIMD and GPU Architectures	
by Andrea Petreto, Arthur Hennequin, Thomas Koehler, Thomas Romera, Yohan Fargeix, Boris Gaillard, Manuel Bouyer, Quentin Meunier, Lionel Lacassagne	25
FPGA-based Real Time Embedded Hough Transform Architecture for circles detection	
by Orlando Luis Chuquimia Camacho, Andrea Pinna, Xavier Dray, Bertrand Granado	31
Real-time implementation of context image processing operations for 4K video stream in Zynq UltraScale+ MPSoC	
by Marcin Kowalczyk, Dominika Przewlocka, Tomasz Kryjak	37
Session: Implementation of video processing algorithms - II	
Session Chair: Tomasz Kryjak, AGH University of Science and Technology, Poland	43
A Low Power Versatile Video Coding Fractional Interpolation Hardware	
by Ahmet Can Mert, Ercan Kalali, İlker Hamzaoglu	43
Comparison of Lane Detection Algorithms for ADAS using Embedded Hardware Architectures	
by Marc Reichenbach, Lukas Liebischer, Steffen Vaas, Dietmar Fey	48
Implementation of a real-time image-based vibration detection and adaptive filtering on an FPGA	
by Kazuya Uetsuhara, Akane Tahara , Taito Manabe, Yuichiro Shibata	54

Session: Demo Session	
Session Chair: José Carlos Alves, University of Porto / INESC TEC, Portugal	60
Hardware - software implementation of a SFM module for navigation an unmanned aerial vehicles - a demo	
by Karol Radwan, Tomasz Kryjak, Marek Gorgon	60
Real-time analysis of living biological cell activity	
by Safoiane Noubir, Yannick Bornat, Bertrand Le Gal	62
Session: European research projects	
Session Chair: João Canas Ferreira, Univ. do Porto and INESC TEC, Portugal	64
Low Power Image Processing Applications on FPGAs using Dynamic Voltage Scaling and Partial Reconfiguration	
by Ariel Podlubne, Julian Haase, Lester Kalms, Goekhan Akguen, Muhammad Ali, Habib UI Hasan Khan, Ahmed Kamal, Diana Goehringer	64
The VINEYARD framework for heterogeneous cloud applications: The BrainFrame case	
by Harry Sidiropoulos, George Chatzikonstantis, Dimitrios Soudris, Christos Strydis	70
Session: GPU acceleration of algorithms	
Session Chair: Bertrand Granado, Université Pierre et Marie Curie, France	76
A new Direct Connected Component Labeling and Analysis Algorithms for GPUs	
by Arthur Hennequin, Lionel Lacassagne, Laurent Cabaret, Quentin Meunier	76
Exploring performance improvement opportunities in directive-based GPU programming	
by Rokiatou Diarra, Alain Merigot, Bastien Vincke	82
GPU based Quarter Spectral Correlation Density Function	
by Scott Marshall, Garrett Vanhoy, Ali Akoglu, Tamal Bose, Bo Ryu	88
Session: Going beyond Moore's law	
Session Chair: Pierre Langlois, Polytechnique Montréal, Canada	94
Accelerating the Inference Phase in Ternary Convolutional Neural Networks using Configurable Processors	
by Sivakumar Chidambaram, Alexandre Riviello, J.M. Pierre Langlois, Jean-Pierre David	94
Comparison of Different Methods Making Use of Backup Copies for Fault-Tolerant Scheduling on Embedded Multiprocessor Systems	
by Petr Dobias, Emmanuel Casseau, Oliver Sinnen	100
Design flow for portable dataflow programming of heterogeneous platforms	
by Jani Bouteiller, Henri Lunnikivi	106
Efficient task-based code generation for SDF graph execution on multicore processors	
by Georgios Georgakarakos , Johan Lilius	112
Author Index	118