2018 Non-Volatile Memory Technology Symposium (NVMTS 2018)

Sendai, Japan
22 – 24 October 2018

IEEE Catalog Number: CFP18NVM-POD
ISBN: 978-1-5386-7784-1

Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number: CFP18NVM-POD
ISBN (Print-On-Demand): 978-1-5386-7784-1
ISBN (Online): 978-1-5386-7783-4

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

NVMTS2018

October 22 – 24, 2018, Sendai, Japan

Table of contents

[Keynote] Overview of 3D NAND Technologies and Outlook 1

S. Venkatesan and M. Aoulaiche

Micron Technology Inc.

Accurate error bit mode analysis of STT-MRAM chip with a novel current measurement module implemented to gigabit class memory test system 6

R. Tamura[1], I. Mori[1], N. Watanabe[1], H. Koike[2] and T. Endoh[2]

[1]*Advantest Corporation,* [2]*Tohoku University*

Micromagnetic Study of Probabilistic Switching Behavior in Sub 20 nm -CoFeB/MgO Magnetic Tunnel Junction 11

C. Yoshida, T. Tanaka, T. Ataka and A. Furuya

Fujitsu Limited

Field-free Spin-orbit Torque Switching of Perpendicular Magnetic Tunnel Junction Utilizing Voltage-Controlled Magnetic Anisotropy Pulse Width Optimization 16

Z.-Y. Luo[1], Y.-J. Tsou[1], Y.-C. Dong[1], C. Lu[1], and C. W. Liu[1,2*]

[1]*National Taiwan University,* [2]*National Nano Device Laboratories*

High density SOT-MRAM memory array based on a single transistor 21

R. Alhalabi[1], E. Nowak[1], I. Prejbeanu[2] and G.D. Pendina[2]

[1]*CEA LETI,* [2]*Univ. Grenoble Alpes, CNRS, CEA, Grenoble INP, INAC-SPINTEC*

Enhancement of HfO_2 Based RRAM Performance Through Hexagonal Boron Nitride Interface Layer 24

Y.-S. Chen[1], Z. Wang[1], Z. Zhang[1], L. Wang[2], Y. Fang[1], J.-C. Lou[1], K. Liu[1], Y. Cai[1] and R. Huang[1]

[1]*Peking University,* [2]*Chinese Academy of Sciences*

Improvement of Endurance and Data-retention in 40nm TaOx-based ReRAM by *Finalize Verify* 27

S. Fukuyama[1], S. Matsuda[1], R. Yasuhara[2] and K. Takeuchi[1]

[1]*Chuo University,* [2]*Panasonic Semiconductor Solutions Co., Ltd.*

Atomistic Investigation of the Schottky Contact Conductance Limits at $SrTiO_3$ based Resistive Switching Devices 31

C. Funck[1], P.C. Schmidt[2], R. Waser[1,3], M. Martin[1] , C. Bäumer[3], R.Dittmann[3] and S. Menzel[3]

[1]*RWTH Aachen University,* [2]*Eduard-Zintl-Institut, TU Darmstadt,* [3]*Peter-Grünberg-Institut, Research Center Juelich*

The influence of interfacial (sub)oxide layers on the properties of pristine resistive switching devices 35
A. Kindsmüller[1], A. Schönhals[1], S. Menzel[2], R. Dittmann[2], R. Waser[1,2], and D.J. Wouters[1]
[1]*RWTH Aachen University*, [2]*Peter Grünberg Institute*

Research of Read-Margin Dependence on Array Size for Asymmetric Resistive Memory Cell 39
Z. Yu[1], Y. Fang[1], Z. Wang[1], Y. Cai[1] and J. Xu[2]
[1]*Peking University*, [2]*Chinese Academy of Sciences*

Hiearchical Crossbar Design for ReRAM based Write Variation Inhibition on-chip learning 42
Q. Zheng[1], Z. Wang[1], J. Kang[1], Z. Yu[1], Y. Yang[1], Y. Cai[1] and J. Xu[2]
[1]*Peking University*, [2]*Chinese Academy of Sciences*

Maximizing Peformance/cost Figure of Merit of Storage-type SCM based SSD 45
by Adding Small Capacity of Memory-type SCM
R. Kinoshita, C. Matsui, S. Matsuda, Y. Adachi and K. Takeuchi
Chuo University

Periodic Data Eviction Algorithm of SCM/NAND Flash Hybrid SSD with SCM Retention Time 51
Constraint Capabilities at Extremely High Temperature
A. Suzuki, C. Matsui and K. Takeuchi
Chuo University

Transient Joule Heating in $PrMnO_3$ *RRAM* enables ReLU type Neuron 56
S. Lashkare, A. Bhat, P. Kumbhare and U. Ganguly
IIT Bombay

Thermally Stable Te-based Binary OTS Device for Selector Application 60
S.A. Chekol, J. Yoo and H. Hwang
Pohang University of Science and Technology (POSTECH)

Impact of conductance drift on multi-PCM synaptic architectures 64
I. Boybat[1,2], S.R. Nandakumar[1,3], M.L. Gallo[1], B. Rajendran[3], Y. Leblebici[2], A. Sebastian[1], and E. Eleftheriou[1]
[1]*IBM Research*, [2]*EPFL*, [3]*New Jersey Institute of Technology*