2018 IEEE Real-Time Systems Symposium (RTSS 2018)

Nashville, Tennessee, USA 11 – 14 December 2018



IEEE Catalog Number: CFP18092-POD ISBN:

978-1-5386-7909-8

Copyright \odot 2018 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP18092-POD

 ISBN (Print-On-Demand):
 978-1-5386-7909-8

 ISBN (Online):
 978-1-5386-7908-1

ISSN: 1052-8725

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



2018 IEEE Real-Time Systems Symposium RTSS 2018

Table of Contents

Message from the Program, Track and General Chairs xi Outstanding Paper Awards xiii Workshops xiv Organizers xv Program Committee Members xvi List of Secondary Reviewers xviii
Invited TCRTS Award Paper
Real-Time Computing and the Evolution of Embedded System Designs .1. Tei-Wei Kuo (National Taiwan University and Academia Sinica, Taiwan), Jian-Jia Chen (TU Dortmund University), Yuan-Hao Chang (Academia Sinica, Taiwan), and Pi-Cheng Hsiu (Academia Sinica, Taiwan)
Session 1: Networks
Rapid Routing with Guaranteed Delay Bounds .13
Distributed Real-Time Shortest-Paths Computations with the Field Calculus .23. Giorgio Audrito (University of Turin), Ferruccio Damiani (University of Turin), Mirko Viroli (University of Bologna), and Enrico Bini (University of Turin)
Session 2: Autonomous Systems and Applications
RIM: Robust Intersection Management for Connected Autonomous Vehicles .35. Mohammad Khayatian (Arizona State University), Mohammadreza Mehrabian (Arizona State University), and Aviral Shrivastava (Arizona State University)
bCharge: Data-Driven Real-Time Charging Scheduling for Large-Scale Electric Bus Fleets .45

Dynamic Channel Selection for Real-Time Safety Message Communication in Vehicular Networks 56. Yunhao Bai (The Ohio State Univiersty), Kuangyu Zheng (The Ohio State Univiersty), Zejiang Wang (The University of Texas at Austin), Xiaorui Wang (The Ohio State Univiersty), and Junmin Wang (The University of Texas at Austin) ApNet: Approximation-Aware Real-Time Neural Network .67. Soroush Bateni (The University of Texas at Dallas) and Cong Liu (The University of Texas at Dallas) **Session 3: Real-Time Support on GPUs** Making OpenVX Really "Real Time" .80.

Ming Yang (The University of North Carolina at Chapel Hill), Tanya Amert (The University of North Carolina at Chapel Hill), Kecheng Yang (Texas State University), Nathan Otterness (The University of North Carolina at Chapel Hill), James H. Anderson (The University of North Carolina at Chapel Hill), F. Donelson Smith (The University of North Carolina at Chapel Hill), and Shige Wang (General Motors Research) CycleTandem: Energy-Saving Scheduling for Real-Time Systems with Hardware Accelerators .94..... Sandeep D'souza (Carnegie Mellon University) and Ragunathan (Raj) Rajkumar (Carnegie Mellon University) PredJoule: A Timing-Predictable Energy Optimization Framework for Deep Neural Networks .1.07..... Soroush Bateni (The University of Texas at Dallas), Husheng Zhou (The University of Texas at Dallas), Yuankun Zhu (The University of Texas at Dallas), and Cong Liu (The University of Texas at Dallas) Deadline-Based Scheduling for GPU with Preemption Support .1.1.9..... Nicola Capodieci (University of Modena and Reggio Emilia), Roberto Cavicchioli (University of Modena and Reggio Emilia), Marko Bertogna (University of Modena and Reggio Emilia), and Aingara Paramakuru (NVIDIA Corporation) Session 4: Brief Presentations and RTSS@Work Demos Work-in-Progress: Incorporating Deadline-Based Scheduling in Tasking Programming Model for Extreme-Scale Parallel Computing .1.31..... Albert Mo Kim Cheng (University of Houston) and Panruo Wu (University of Houston) Work-in-Progress: Preference-Oriented Scheduling in Multiprocessor Real-Time Systems .1.35....... Qin Xia (Xian Jiaotong University, China), Dakai Zhu (The University of Texas at San Antonio), and Hakan Aydin (George Mason University) Work in Progress: Combining Real Time and Multithreading .1.39..... Sims Osborne (University of North Carolina at Chapel Hill) and James H. Anderson (University of North Carolina at Chapel Hill) Work-in-Progress: From Logical Time Scheduling to Real-Time Scheduling .1.43..... Frédéric Mallet (Université Cote d'Azur) and Min Zhang (East China Normal University)

Work-in-Progress: Lock-Based Software Transactional Memory for Real-Time Systems .1.4.7
Work-in-Progress: New Analysis Techniques for Supporting Hard Real-Time Sporadic DAG Task Systems on Multiprocessors .1.5.1
Work-in-Progress: Response Time Bounds for Typed DAG Parallel Tasks on Heterogeneous Multi-cores .1.55.
Meiling Han (Northeastern University, China), Nan Guan (The Hong Kong Polytechnic University), Jinghao Sun (Northeastern University, China; The Hong Kong Polytechnic University), Qingqiang He (The Hong Kong Polytechnic University), Qingxu Deng (Northeastern University, China), and Weichen Liu (Nanyang Technological University)
Work-in-Progress: Making Machine Learning Real-Time Predictable .1.5.7
Work-in-Progress: Real-Time Modeling for Intrusion Detection in Automotive Controller Area Network .1.6.1
Habeeb Olufowobi (Howard University, Washington DC), Gedare Bloom (Howard University, Washington DC), Clinton Young (Iowa State University), and Joseph Zambreno (Iowa State University)
Work-in-Progress: Enhanced Energy-Aware Standby-Sparing Techniques for Fixed-Priority Hard Real-Time Systems .1.6.5.
Linwei Niu (West Virginia State University), Jonathan Musselwhite (West Virginia State University), and Wei Li (California State University Bakersfield)
Work-in-Progress: Extending Buffer-Aware Worst-Case Timing Analysis of Wormhole NoCs .1.69 Frédéric Giroudot (ISAE-Supaero - Université de Toulouse) and Ahlem Mifdaoui (ISAE-Supaero - Université de Toulouse)
Work-in-Progress: Precise Scheduling of Mixed-Criticality Tasks by Varying Processor Speed.1.73 Sai Sruti (Missouri University of Science and Technology), Ashik Ahmed Bhuiyan (University of Central Florida), and Zhishan Guo (University of Central Florida)
Work-in-Progress: Towards Real-Time Smart City Communications using Software Defined Wireless Mesh Networking .1.77.
Akram Hakiri (University of Carthage) and Aniruddha Gokhale (Vanderbilt University)
Work-in-Progress: Joint Network and Computing Resource Scheduling for Wireless Networked Control Systems .1.8.1
Peng Wu (University of Connecticut), Chenchen Fu (City University of Hong Kong), Minming Li (City University of Hong Kong), Yingchao Zhao (Hong Kong Caritas Institute of Higher Education), Chun Jason Xue (City University of Hong Kong), and Song Han (University of Connecticut)

Session 5: I/O and Formal Methods

Partitioned Real-Time NAND Flash Storage .185	
Tuned Pipes: End-to-End Throughput and Delay Guarantees for USB Devices .1.96	
Automatic Trace Generation for Signal Temporal Logic .208	
A Generic Coq Proof of Typical Worst-Case Analysis .218	
Session 6: Multicore Systems	
Analysis of Dynamic Memory Bandwidth Regulation in Multi-core Real-Time Systems .230 Ankit Agrawal (Technische Universitaet Kaiserslautern), Renato Mancuso (Boston University), Rodolfo Pellizzoni (University of Waterloo), and Gerhard Fohler (Technische Universitaet Kaiserslautern)	••••
Optimal Implementation of Simulink Models on Multicore Architectures with Partitioned Fixed Priority Scheduling .242	
Shamit Bansal (Virginia Tech), Yecheng Zhao (Virginia Tech), Haibo Zeng (Virginia Tech), and Kehua Yang (Hunan University, China)	
Scheduling Multi-periodic Mixed-Criticality DAGs on Multi-core Architectures .254	
NoCo: ILP-Based Worst-Case Contention Estimation for Mesh Real-Time Manycores .265 Jordi Cardona (Universitat Politècnica de Catalunya and Barcelona Supercomputing Center), Carles Hernandez (Barcelona Supercomputing Center), Enrico Mezzetti (Barcelona Supercomputing Center), Jaume Abella (Barcelona Supercomputing Center), and Francisco J. Cazorla (Barcelona Supercomputing Center and IIIA-CSIC)	

Session 7: Industry Panel

Session 8: Communications

TDMH-MAC: Real-Time and Multi-hop in the Same Wireless MAC 277.

Federico Terraneo (Politecnico di Milano - DEIB), Paolo Polidori
(Graduate student at the Politecnico di Milano - DEIB), Alberto Leva
(Politecnico di Milano - DEIB), and William Fornaciari (Poliecnico di Milano - DEIB)

MC-SDN: Supporting Mixed-Criticality Scheduling on Switched-Ethernet Using Software-Defined Networking .288.
Kilho Lee (KAIST), Taejune Park (KAIST), Minsu Kim (KAIST), Hoon Sung Chwa (DGIST), Jinkyu Lee (Sungkyunkwan University (SKKU)), Seungwon Shin (KAIST), and Insik Shin (KAIST)
Optimizing Network Calculus for Switched Ethernet Network with Deficit Round Robin .300
Session 9: Memory and I/O
Memory Feasibility Analysis of Parallel Tasks Running on Scratchpad-Based Architectures .312 Daniel Casini (Scuola Superiore Sant'Anna), Alessandro Biondi (Scuola Superiore Sant'Anna), Geoffrey Nelissen (CISTER, ISEP, Polytechnic Institute of Porto), and Giorgio Buttazzo (Scuola Superiore Sant'Anna)
BUNDLEP: Prioritizing Conflict Free Regions in Multi-threaded Programs to Improve Cache Reuse 325.
Corey Tessler (Wayne State University) and Nathan Fisher (Wayne State University)
Semi-Extended Tasks: Efficient Stack Sharing Among Blocking Threads .338. Christian Dietrich (Leibniz Universität Hannover) and Daniel Lohmann (Leibniz Universität Hannover)
Exploiting Locality for the Performance Analysis of Shared Memory Systems in MPSoCs .350 Selma Saidi (Hamburg University of Technology) and Alexander Syring (Hamburg University of Technology)
Session 10: Uni-Processor Scheduling
The SRP Resource Sharing Protocol for Self-Suspending Tasks .36.1
Uniprocessor Mixed-Criticality Scheduling with Graceful Degradation by Completion Rate .373 Zhishan Guo (University of Central Florida), Kecheng Yang (Texas State University), Sudharsan Vaidhun (University of Central Florida), Samsil Arefin (Missouri University of Science and Technology), Sajal K. Das (Missouri University of Science and Technology), and Haoyi Xiong (Baidu Inc.)
An Efficient Knapsack-Based Approach for Calculating the Worst-Case Demand of AVR Tasks .384 Sandeep Kumar Bijinemula (Virginia Tech), Aaron Willcock (Wayne State University), Thidapat Chantem (Virginia Tech), and Nathan Fisher (Wayne State University)
Schedulability Analysis of Adaptive Variable-Rate Tasks with Dynamic Switching Speeds .396 Chao Peng (National University of Defense Technology, China), Yecheng Zhao (Virginia Tech), and Haibo Zeng (Virginia Tech)

Session 11: Multi-processor Scheduling

Partitioned Fixed-Priority Scheduling of Parallel Tasks Without Preemptions .421. Daniel Casini (Scuola Superiore Sant'Anna), Alessandro Biondi (Scuola Superiore Sant'Anna), Geoffrey Nelissen (CISTER, ISEP, Polytechnic Institute of Porto), and Giorgio Buttazzo (Scuola Superiore Sant'Anna)
Dependency Graph Approach for Multiprocessor Real-Time Synchronization .434. Jian-Jia Chen (TU Dortmund University), Georg von der Brüggen (TU Dortmund University), Junjie Shi (TU Dortmund University), and Niklas Ueter (TU Dortmund University)
An Improved Speedup Factor for Sporadic Tasks with Constrained Deadlines Under Dynamic Priority Scheduling .447.
Xin Han (Dalian University of Technology), Liang Zhao (Dalian
University of Technology), Zhishan Guo (University of Central Florida), and Xingwu Liu (ICT, CAS. University of Chinese Academy of
Sciences)
Session 12: Outstanding Papers
Session 12: Outstanding Papers Shedding the Shackles of Time-Division Multiplexing .456 Farouk Hebbache (CEA List), Mathieu Jan (CEA List), Florian Brandner (Télécom ParisTech), and Laurent Pautet (Télécom ParisTech)
Shedding the Shackles of Time-Division Multiplexing .456. Farouk Hebbache (CEA List), Mathieu Jan (CEA List), Florian Brandner
Shedding the Shackles of Time-Division Multiplexing .456 Farouk Hebbache (CEA List), Mathieu Jan (CEA List), Florian Brandner (Télécom ParisTech), and Laurent Pautet (Télécom ParisTech) Design and Analysis of SIC: A Provably Timing-Predictable Pipelined Processor Core .469 Sebastian Hahn (Saarland University) and Jan Reineke (Saarland
Shedding the Shackles of Time-Division Multiplexing .456 Farouk Hebbache (CEA List), Mathieu Jan (CEA List), Florian Brandner (Télécom ParisTech), and Laurent Pautet (Télécom ParisTech) Design and Analysis of SIC: A Provably Timing-Predictable Pipelined Processor Core .469 Sebastian Hahn (Saarland University) and Jan Reineke (Saarland University) Reservation-Based Federated Scheduling for Parallel Real-Time Tasks .482 Niklas Ueter (TU Dortmund University), Georg von der Brüggen (TU Dortmund University), Jian-Jia Chen (TU Dortmund University), Jing Li (New Jersey Institute of Technology), and Kunal Agrawal (Washington
Shedding the Shackles of Time-Division Multiplexing .456