2018 31st IEEE International System-on-Chip Conference (SOCC 2018)

Arlington, Virginia, USA
4 – 7 September 2018

IEEE Catalog Number: CFP18ASI-POD
ISBN: 978-1-5386-1492-1

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18ASI-POD
ISBN (Print-On-Demand):	978-1-5386-1492-1
ISBN (Online):	978-1-5386-1491-4
ISSN:	2164-1676

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

Qu, Gang	W3A.2	90	An Entropy Analysis Based Intrusion Detection System for Controller Area Network in Vehicles
Quraini, Abood	T2B.1		*DFT, PD & PO Aspects of Xavier - Flagship SOC for Autonomous Driving and Deep Learning*
Radfar, Sara	W2B.2	67	An Ultra-Low-Voltage Sub-threshold Pseudo-Differential CMOS Schmitt Trigger
Ramezanpour, Keyvan	W2B.3	72	Reconfigurable Clock Generator with Wide Frequency Range and Single-Cycle Phase and Frequency Switching
Reza, Md Farhadur	F1A.3	260	Power-Thermal Aware Balanced Task-Resource Co-Allocation in Heterogeneous Many CPU-GPU Cores NoC in Dark Silicon Era
Roelke, Alec	F1A.2	254	Co-optimizing CPUs and Accelerators in Constrained Systems
Rose, Garrett	W2A.1	37	A Twin Memristor Synapse for Spike Timing Dependent Learning in Neuromorphic Systems
	WP.15	209	A Practical Sense Amplifier Design for Memristive Crossbar Circuits (PUF)
Rossi, Luca	F2B.2	308	A 32kHz Crystal Oscillator Leveraging Voltage Scaling in an Ultra-Low Power 40nA Real-Time Clock
Ryoo, Jihyun	T1A.3	227	A Learning-guided Hierarchical Approach for Biomedical Image Segmentation
Sagar, Rajat	T2B.2		Integrated Surround & CMS Automotive SoC
Sampson, Jack	WP.11	186	Noise Aware Power Adaptive Partitioned Deep Networks for Mobile Visual Assist Platforms
Sarma, Anup	T1A.3	227	A Learning-guided Hierarchical Approach for Biomedical Image Segmentation
Sayyaparaju, Sagarvarma	W2A.1	37	A Twin Memristor Synapse for Spike Timing Dependent Learning in Neuromorphic Systems
Schlachter, Jeremy	WP.6	158	Hardware Acceleration of HDR-Image Tone Mapping on an FPGA-CPU Platform Through High-Level Synthesis
Schuman, Catherine	W2A.1	37	A Twin Memristor Synapse for Spike Timing Dependent Learning in Neuromorphic Systems
Severo, Lucas	F2B.3	314	0.5V 10MS/s 9-Bits Asynchronous SAR ADC for BLE Receivers in 180Nm CMOS Technology
Sezer, Sakir	WP.3	140	Pro-Active Policing and Policy Enforcement Architecture for Securing MPSoCs
	W3A.1	84	Policy-Based Security Modelling and Enforcement Approach for Emerging Embedded Architectures
Shahriat, Sajeed	F2A.1	284	A One-to-many Traffic Aware Wireless Network-in-Package for Multi-Chip Computing Platforms
Shahrouzi, S. Navid	W3B.1	106	Optimized Counter-Based Multi-Ported Memory Architectures for Next-Generation FPGAs
Sharma, Nishtha	WP.4	146	Compact Modeling and Design of Magneto-electric Transistor Devices and Circuits
Shi, Hao	WP.12	192	An Automated Fault Injection Platform for Fault Tolerant FFT Implemented in SRAM-Based FPGA
Shiddibhavi, Suhas Ashok	W2A.4	55	Taxonomy of Spatial Parallelism on FPGAs for Massively Parallel Applications
Shin, Philkyue	T1A.1	215	Reducing Memory Interference Latency of Safety-Critical Applications via Memory Request Throttling and Linux Cgroup

Shurtz, Gregory	T2B.2		Integrated Surround & CMS Automotive SoC
Siddiqui, Fahad	WP.3	140	Pro-Active Policing and Policy Enforcement Architecture for Securing MPSoCs
Manzoor	W3A.1	84	Policy-Based Security Modelling and Enforcement Approach for Emerging Embedded Architectures
Sierro, Yves	F2B.2	308	A 32kHz Crystal Oscillator Leveraging Voltage Scaling in an Ultra-Low Power 40nA Real-Time Clock
Singh, Amit	W1A.1	1	On a New Hardware Trojan Attack on Power Budgeting of Many Core Systems
Singh, Raj	W3A.3	96	A High-performance VLSI Architecture of the PRESENT Cipher and Its Implementations for SoCs
Sivasankaran, Shiju	T2B.2		Integrated Surround & CMS Automotive SoC
Sorger, Volker	WP.8	169	PCNNA: A Photonic Convolutional Neural Network Accelerator
Sridhar, Ramalingam	F2A.2	290	Centralized Priority Management Allocation for Network-on-Chip Router
Srinivasan, Rajagopalan	T2B.1		*DFT, PD & PO Aspects of Xavier - Flagship SOC for Autonomous Driving and Deep Learning*
Stan, Mircea	F1A.2	254	Co-optimizing CPUs and Accelerators in Constrained Systems
Stine, James	F1B.1	266	A Methodology for Low-Power Approximate Embedded SRAM Within Multimedia Applications
Tabkhi, Hamed	W2A.4	55	Taxonomy of Spatial Parallelism on FPGAs for Massively Parallel Applications
Taylor, Greg	T2B.4		Smart Silicon Substrate for Quick Time to Market Chip-Stacks and Systems-in-Package
Tsai, Wei-Chang	T1B.2	238	Universal CMOS Diamond-graph Circuit for Embedded Computing
Uddin, Mesbah	WP.15	209	A Practical Sense Amplifier Design for Memristive Crossbar Circuits (PUF)
Uddin, Riaz	WP.10	180	Towards Designing Optimized Low Power Reversible Demultiplexer for Emerging Nanocircuits
Van Noije, Wilhelmus	F2B.3	314	0.5V 10MS/s 9-Bits Asynchronous SAR ADC for BLE Receivers in 180Nm CMOS Technology
Wang, Jinn-Shyan	F2B.1	302	A Low-Area, Low-Power, and Low-Leakage Error-Detecting Latch for Timing-Error Resilient System Designs
	F1A.1	250	Near-Threshold CORDIC Design with Dynamic Circuitry for Long-Standby IoT Applications
Wang, Qian	W3A.2	90	An Entropy Analysis Based Intrusion Detection System for Controller Area Network in Vehicles
Wang, Wei-Chang	F1B.2	272	0.4V Reconfigurable Near-Threshold TCAM in 28Nm High-k Metal-Gate CMOS Process
Wang, Xiaohang	W1A.1	1	On a New Hardware Trojan Attack on Power Budgeting of Many Core Systems
Weber, Marc	W3B.3	118	A Content-Adapted FPGA Memory Architecture with Pattern Recognition Capability and Interval Compressing Technique
Wei, Qi	F1B.3	278	Energy-Efficient SRAM Design with Data-Aware Dual-Modes 10T Storage Cell for CNN Processors