2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2018)

Bordeaux, France
9-12 December 2018

IEEE Catalog Number: CFP18773-POD
ISBN: 978-1-5386-9116-8

Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number: CFP18773-POD
ISBN (Print-On-Demand): 978-1-5386-9116-8
ISBN (Online): 978-1-5386-9562-3

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

A3L-A Single Photon Detectors

Date: Monday, December 10, 2018
Time: 11:00 - 12:30
Room: Amphi B - Bordeaux
Chair(s): Nicola Massari; *Fondazione Bruno Kessler*

3D-Stacked CMOS SPAD Image Sensors: Technology and Applications 1
Edoardo Charbon, Claudio Bruschini, Myung-Jae Lee
École Polytechnique Fédérale de Lausanne, Switzerland

A Novel Sub-10 Ps Resolution TDC for CMOS SPAD Array 5
Vincenzo Sesta, Federica Villa, Enrico Conca, Alberto Tosi
Politecnico di Milano, Italy

Transient Response of a 0.35µm CMOS SPAD with Thick Absorption Zone 9
Bernhard Goll, Michael Hofbauer, Bernhard Steindl, Horst Zimmermann
Technische Universität Wien , Austria

A Triple Integration Timing Scheme for SPAD Time of Flight Imaging Sensors in 130 nm CMOS 13
Daniel Morrison[2], Simon Kennedy[2], Dennis Delic[1], Mehmet Rasit Yuce[2], Jean-Michel Redouté[2]
[1]Defence Science & Technology Group, Australia; [2]Monash University, Australia

2×192 Pixel CMOS SPAD-Based Flash LiDAR Sensor with Adjustable Background Rejection 17
Maik Beer[1], Charles Thattil[1], Jan Haase[1], Werner Brockherde[1], Rainer Kokozinski[2]
[1]Fraunhofer IMS, Germany; [2]University Duisburg-Essen, Germany

A3L-B Power Amplifiers

Date: Monday, December 10, 2018
Time: 11:00 - 12:30
Room: E1 - St Emilion
Chair(s): Patrick Reynaert; *KU Leuven*
Eric Kerhervé; *Univ. Bordeaux*

A 28nm Low-Voltage Digital Power-Amplifier for QAM-256 WIFI Applications in 0.5mm² Area W/ 2D Digital-Pre-Distortion and Package Combiner 21
Antonio Passamani[1], Davide Ponton[1], Andreas Wolter[2], Gerhard Knoblinger[1], Andrea Bevilacqua[3]
[1]Intel Austria GmbH, Austria; [2]Intel Deutschland GmbH, Germany; [3]Università degli Studi di Padova, Italy

Compact Transformerless K-Band PA with More Than 33 % PAE and 14.8 dBm Output Power in 65 nm Bulk CMOS 25
Soenke Vehring, Georg Boeck
Technische Universität Hamburg-Harburg, Germany

Design of 65-nm CMOS Transformer-Based Impedance Matching for LTE Power Amplifier Applications 29
Giap Luong[1], Eric Kerhervé[1], Jean-Marie Pham[1], Pierre Medrel[2]
[1]IMS Bordeaux, University of Bordeaux, INP Bordeaux, France; [2]XLIM, France

Augmentation of Class-E PA Reliability Under Load Mismatch Conditions 33
Jeroen Ponte, Ali Ghahremani, Maikel Huiskamp, Anne-Johan Annema, Bram Nauta
University of Twente, Netherlands

A 17.3 - 20.2 GHz Fully Integrated Linear Balanced Power Amplifier in 130nm BiCMOS Technology 37
Manuel Potéreau, Nathalie Deltimple, Anthony Ghiotto, Magali Dematos
University of Bordeaux, Bordeaux INP, IMS Research Center, France

A3L-C Clock Generation and Frequency Synthesis

Date: Monday, December 10, 2018
Time: 11:00 - 12:30
Room: E2 - Petrus
Chair(s): Owen Casha; *University of Malta*
Dimitri Galayko; *Sorbonne Université*

A 1-60 GHz 9.6 mW 0.18 V Output-Swing Static Clock Divider Circuit in 45-nm SOI CMOS 41
Sami Ur Rehman, Ali Ferchichi, Mahdi Khafaji, Corrado Carta, Frank Ellinger
Technische Universität Dresden, Germany

A Novel Half-Rate Dual-Response Phase Detector Implementation for a 25-28.3 Gb/s Clock and Data Recovery Circuit 45
Bortecene Terlemez[2], Burak Dundar[1]
[1]Dialog Semiconductor, Turkey; [2]Integrated Device Technology, Switzerland

A 25-Gb/s Low-Power Clock and Data Recovery with an Active-Stabilizing CML-CMOS Conversion 49
Ryosuke Noguchi, Atsuto Imajo, Toshiyuki Inoue, Akira Tsuchiya, Keiji Kishine
University of Shiga Prefecture, Japan

Low Power 16 Phase Ring Oscillator and PLL for Use in Sub-Ns Time Synchronization Over Ethernet 53
Simon Buhr, Martin Kreißig, Frank Ellinger
Technische Universität Dresden, Germany

A Framework for Automatic Generation of Fully Synthesizable ADPLL 57
Shinya Ubukata, Satoshi Komatsu
Tokyo Denki University, Japan

A3L-D Communication Systems

Date: Monday, December 10, 2018
Time: 11:00 - 12:30
Room: F1 - Sauternes
Chair(s): Guillaume Ferré; *Univ. Bordeaux*
Federico Alimenti; *University of Perugia*

Experimental 5G New Radio Integration with VLC 61
Lina Shi[1], Wei Li[3], Xun Zhang[1], Yue Zhang[2], Gaojie Chen[2], Andrei Vladimirescu[1]
[1]Institut supérieur d'électronique de Paris, France; [2]University of Leicester, United Kingdom; [3]Viavi Solutions, United Kingdom

LoRa Physical Layer Principle and Performance Analysis 65
Guillaume Ferré[2], Audrey Giremus[1]
[1]IMS Laboratory, France; [2]University of Bordeaux, Bordeaux INP, IMS Laboratory, France

A Novel Physical Layer Encryption Scheme to Counter Eavesdroppers in Wireless Communications 69
Prasidh Ramabadran[1], David Malone[1], Sidath Madhuwantha[1], Pavel Afanasyev[1], Ronan Farrell[1], John Dooley[1], Bill O'Brien[2]
[1]National University of Ireland, Maynooth, Ireland; [2]Nonlinear Systems Limited, Ireland

Hardware Design of Euclidean Projection Modules for ADMM LDPC Decoding 73
Hayfa Ben Thameur[1], Bertrand Le Gal[2], Nadia Khouja[1], Fethi Tlili[1], Christophe Jego[3]
[1]Higher School Of Communications of Tunis, Sup'Com, Tunisia; [2]IMS Laboratory, Bordeaux INP, University of Bordeaux, France; [3]IMS Laboratory, University of Bordeaux, Bordeaux INP, France

Interference Cancellation Architecture for Pipelined Parallel MIMO Detectors 77
Byeong Yong Kong[1], Jaehwan Jung[2], In-Cheol Park[1]
[1]KAIST, Korea; [2]Samsung Electronics, Korea

A3L-E FPGA Design

Date: Monday, December 10, 2018
Time: 11:00 - 12:30
Room: F2 - Giscours
Chair(s): Victor Dupuy; *Thales Systemes Aeroportes*

EdgeNet: SqueezeNet Like Convolution Neural Network on Embedded FPGA 81
Pradeep Kathirgamaraja[2], Kamalavasan Kamalakkannan[1], Natheesan Ratnasegar[2], Ajith Pasqual[2]
[1]Paraqum Technologies (Pvt) Ltd, Sri Lanka; [2]University of Moratuwa, Sri Lanka

Constant Matrix Multiplication with Ternary Adders 85
Martin Hardieck, Martin Kumm, Patrick Sittel, Peter Zipf
University of Kassel, Germany

From Multicore LDPC Decoder Implementations to FPGA Decoder Architectures: a Case Study 89
Yann Delomier[2], Bertrand Le Gal[1], Jeremie Crenne[1], Christophe Jego[2]
[1]IMS Laboratory, Bordeaux INP, University of Bordeaux, France; [2]IMS Laboratory, University of Bordeaux, Bordeaux INP, France

Permutation-Only FPGA Realization of Real-Time Speech Encryption 93
Mohammed F. Tolba[2], Wafaa S. Sayed[1], Ahmed G. Radwan[3], Salwa K. Abd-El-Hafiz[1], Ahmed M. Soliman[1]
[1]Cairo University, Egypt; [2]Nanoelectronics Integrated Systems Center, Nile University, Egypt; [3]Nile University / Cairo University, Egypt

Parity Based in-Place FFT Architecture for Continuous Flow Applications 97
Vasileios Kitsakis[1], Elissaios Alexios Papatheofanous[1], Dionysios Reisis[1], Georgios Lentaris[2], Dimitrios Soudris[2]
[1]National and Kapodistrian University of Athens, Greece; [2]National Technical University of Athens, Greece

A4L-A VCO-based ADCs for Low Power Instrumentation Applications

Date: Monday, December 10, 2018
Time: 14:00 - 15:30
Room: Amphi B - Bordeaux
Chair(s): Luis Hernandez; *Carlos III University*
Pieter Rombouts; *Ghent University*

Why and How VCO-Based ADCs Can Improve Instrumentation Applications 101
Eric Gutierrez[1], Pieter Rombouts[2], Luis Hernandez[1]
[1]Carlos III University of Madrid, Spain; [2]Ghent University, Belgium

All-Digital-Very-Scalable-ADC TAD Showing Scaling-Effect in 40/16nm-CMOS Technology 105
Takamoto Watanabe
Denso Corporation, Japan

Ring Counters As Phase Accumulator in VCO-Based ADCs 109
Mark Vesterbacka[2], Vishnu Unnikrishnan[1]
[1]Aalto University, Finland; [2]Linkoping University, Sweden

Ring Oscillator Based Delta-Sigma ADCs 113
Mohammadhadi Danesh[1], Sanjeev Tannirkulam Chandrasekaran[1], Arindam Sanyal[2]
[1]State University of New York, United States; [2]State University of New York at Buffalo, United States

Improving the Robustness and Drift Resilience of CMOS BBPLL-Based Time-Based Sensor Interfaces 117
Georges Gielen, Jorge Marin, Elisa Sacco
Katholieke Universiteit Leuven, Belgium

A4L-B Bio-inspired and Bio-medical Circuits

Date: Monday, December 10, 2018
Time: 14:00 - 15:30
Room: E1 - St Emilion
Chair(s): Marco Carminati; *Politecnico di Milano*
Teresa Serrano-Gotarredona; *Instituto de Microelectrónica de Sevilla, CSIC and Univ. de Sevilla*

A CMOS Squarer Based Nonlinear Filter for Spike Detection 121
Julio Saldaña-Pumarica, Emilio Del-Moral-Hernandez
University of Sao Paulo, Brazil

An Integrated Sensor IBC Implant Transceiver 125
Assefa Teshome[2], Behailu Kibret[1], Daniel Lai[2]
[1]Monash University, Australia; [2]Victoria University Melbourne, Australia

An Impedance Measurement System Using Capacitively-Coupled Instrumentation Amplifier ..... N/A
Ali Shamsaki, Hamidreza Rezaee-Dehsorkh, Nassim Ravanshad
Sadjad University of Technology, Iran

A Low Power Packet Detection Algorithm for FM-UWB PHY for IEEE 802.15.6 WBAN 133
Atef H. Bondok, Ahmed Shalaby, Mohammed S. Sayed
Egypt-Japan University of Science and Technology, Egypt

A4L-C Sensors and Sensory Circuits and Systems

Date: Monday, December 10, 2018
Time: 14:00 - 15:30
Room: E2 - Petrus
Chair(s): Manuel Dominguez-Pumar; *Universitat Politecnica de Catalunya*
Luc Hébrard; *Université de Strasbourg*

An Experimentally-Validated Verilog-A SPAD Model Extracted from TCAD Simulation 137
Juan Manuel López-Martínez[1], Ion Vornicu[2], Ricardo Carmona-Galán[2], ángel Rodríguez-Vázquez[2]
[1]Instituo de Microelectrónica de Sevilla-CNM CSIC-Universidad de Sevilla, Spain; [2]Instituto de Microelectrónica de Sevilla-CNM. CSIC-Universidad de Sevilla, Spain

A New Quantum Random Generator Based on a Single Photon Position Sensitive Device 141
Nicola Massari, Hesong Xu
Fondazione Bruno Kessler, Italy

Analytical Compact Model for PMUTs Interfaces 145
Mohammed Bedier, Gwenael Bechet, Franck Badets
Université Grenoble Alpes / CEA-Leti, France

Fully Integrated CMOS-PMUT Transceiver 149
Iván Zamora, Eyglis Ledesma, Arantxa Uranga, Núria Barniol
Universitat Autònoma de Barcelona, Spain

A4L-D Advanced Technology for Emerging Applications

Date: Monday, December 10, 2018
Time: 14:00 - 15:30
Room: F1 - Sauternes
Chair(s): Mohammed Ismail; *Wayne State University*

Occupancy Oscillations and Electron Transfer in Multiple-Quantum-Dot Qubits and Their Circuit Representation 153
Panagiotis Giounanlis[2], Elena Blokhina[2], Dirk Leipold[1], Robert Staszewski[2]
[1]Equal 1.Labs, United States; [2]University College Dublin, Ireland

Monolithic 3D : an Alternative to Advanced CMOS Scaling, Technology Perspectives and Associated Design Methodology Challenges 157
Pascal Vivet, Sébastien Thuriès, Olivier Billoint, Sylvain Choisnet, Didier Lattard, Edith Beigné, Perrine Batude
Université Grenoble Alpes / CEA-Leti, France

28-nm FD-SOI Dual-Port SRAM with MSB-Based Inversion Logic for Low-Power Deep Learning 161
Haruki Mori, Shintaro Izumi, Hiroshi Kawaguchi, Masahiko Yoshimoto
Kobe University, Japan

Low-Power Resistive Associative Processor Implementation Through the Multi-Compare 165
Hasan Yantir, Ahmed Eltawil, Fadi Kurdahi
University of California, Irvine, United States

A4L-E Advanced Concepts for Future Communication Systems

Date: Monday, December 10, 2018
Time: 14:00 - 15:30
Room: F2 - Giscours
Chair(s): Yann Deval; *Univ. Bordeaux*
Cristian Moreira; *NXP*

CubeSats for Future Science and Internet of Space: Challenges and Opportunities 169
Anna Gregorio[1], Federico Alimenti[2]
[1]PicoSaTs s.r.l., Italy; [2]University of Perugia, Italy

A Fully-Integrated 60-GHz Voltage-Controlled Oscillator Synchronized by Optoelectronic Signal 173
Uroschanit Yodprasit[2], Marcel Kroh[1], Stefan Simon[1], Thomas Mausolf[1], Wolfgang Winkler[2]
[1]IHP Microelectronics, Germany; [2]Silicon Radar GmbH, Germany

A 1-9 GHz Wideband Downconverter with Noise Cancellation and Gm-Boosted Transconductance Cell 177
Hugo Vallée[1], Thierry Taris[2], Thierry Mesnard[1], Gilles Montoriol[1], Xavier Hours[1]
[1]NXP Semiconductors, France; [2]University of Bordeaux, CNRS, IMS, France

Experimental Demonstration of a 65 nm Integrated CMOS Waveform Generator for 5G Sub-6GHz Standard 181
Pierre Bisiaux[3], Francois Rivet[2], Yoan Veyrac[1], Yann Deval[3]
[1]Thales Group, France; [2]Université de Bordeaux, Laboratoire IMS, France; [3]University of Bordeaux, France

Human Body Communication Channel Characterization for Leadless Cardiac Pacemakers 185
Mirko Maldari[1], Karima Amara[1], Ismael Rattalino[1], Chadi Jabbour[2], Patricia Desgreys[2]
[1]Microport CRM, France; [2]Télécom Paristech, France

A5L-A Internet of Wine

Date: Monday, December 10, 2018
Time: 16:00 - 17:30
Room: Amphi B - Bordeaux
Chair(s): Ricardo Reis; *Universidade Federal do Rio Grande do Sul*
Magdy Bayoumi; *University of Louisiana at Lafayette*

Internet of Wine: a Low-Cost Solution for Stock Management Improvement 189
Mathieu Acchiardi, Jonathan Kern, Guillaume Ferré
ENSEIRB-MATMECA, Laboratoire IMS, France

A5L-B Video Coding

Date: Monday, December 10, 2018
Time: 16:00 - 17:30
Room: E1 - St Emilion
Chair(s): Maria Trocan; *ISEP*
Mathieu Thevenin; *CEA*

HEVC Residual Syntax Elements Generation Architecture for High-Throughput CABAC Design 193
Alessandro Via Piana Saggiorato[3], Fabio Luis Livi Ramos[5], Bruno Zatt[1], Marcelo Porto[2], Sergio Bampi[4]
[1]Federal University of Pelotas, Brazil; [2]Universidade Federal de Pelotas, Brazil; [3]Universidade Federal do Pampa, Brazil; [4]Universidade Federal do Rio Grande do Sul, Brazil; [5]Universidade Federal do Rio Grande do Sul/Universidade Federal do Pampa, Brazil

On HEVC Robustness to Integer Motion Estimation Pruning 197
Luiz Henrique Cancellier, Ismael Seidel, José Luís Güntzel
Universidade Federal de Santa Catarina, Brazil

Low Area Reconfigurable Architecture for 3D-HEVC DMMs Decoder Targeting 1080p Videos 201
Gustavo Sanchez[1], Ramon Fernandes[1], Rodrigo Cataldo[1], Luciano Agostini[2], César Marcon[1]
[1]Pontifícia Universidade Católica do Rio Grande do Sul, Brazil; [2]Universidade Federal de Pelotas, Brazil

Least-Squares Approximation Surfaces for High Quality Intra-Frame Prediction in Future Video Standards 205
Ramon Fernandes[1], Gustavo Sanchez[1], Rodrigo Cataldo[1], Luciano Agostini[2], César Marcon[1]
[1]Pontifícia Universidade Católica do Rio Grande do Sul, Brazil; [2]Universidade Federal de Pelotas, Brazil

A5L-C Power Management and Power Converters

Date: Monday, December 10, 2018
Time: 16:00 - 17:30
Room: E2 - Petrus
Chair(s): Franck Badets; *CEA*
Giulia Di Capua; *University of Salerno*

Switched-Capacitor Voltage Buck Converter with Step-Down-Ratio and Clock-Frequency Controllers for Ultra-Low-Power Lot Devices 209
Shuto Kanzaki, Tetsuya Hirose, Hiroki Asano, Yuichiro Nakazawa, Nobutaka Kuroki, Masahiro Numa
Kobe University, Japan

An Integrated Low Drop Out Regulator with Independent Self Biasing Start Up Circuit 213
Leo Rolff, Eva Schulte Bocholt, Ralf Wunderlich, Stefan Heinen
RWTH Aachen University, Germany

Power-Supply Noise Analysis for Monolithic 3D ICs Using Electrical and Thermal Co-Simulation 217
Abhishek Koneru[1], Aida Todri-Sanial[2], Krishnendu Chakrabarty[1]
[1]Duke University, United States; [2]LIRMM-University of Montpellier II/CNRS, France

Single Inductor Multiple Output Buck Converter with Auxiliary Current Source Based Control 221
Seungchul Jung, Sang Joon Kim
Samsung Advanced Institute of Technology, Korea

A5L-D Analog-to-Digital Conversion Techniques

Date: Monday, December 10, 2018
Time: 16:00 - 17:30
Room: F1 - Sauternes
Chair(s): Patricia Desgreys; *Telecom ParisTech*
Yves Mancuso; *Thales*

A Tracking Quantizer for Continuous Time Quadrature Bandpass Sigma-Delta Modulators 225
Tobias Saalfeld, Markus Scholl, Christoph Beyerstedt, Ralf Wunderlich, Stefan Heinen
RWTH Aachen University, Germany

StrongARM Latch Comparator Performance Enhancement by Implementing Clocked Forward Body Biasing 229
Abdullah Alshehri, Mohammed Al-Qadasi, Abdullah S. Almansouri, Talal Al-Attar, Hossein Fariborzi
KAUST, Saudi Arabia; KAUST, Yemen; KAUST, United States

A Novel 0.6V MCML D-Latch Topology Exploiting Dynamic Body Bias Threshold Lowering 233
Giuseppe Scotti[2], Alessandro Trifiletti[2], Gaetano Palumbo[1]
[1]University of Catania, Italy; [2]University of Rome La Sapienza, Italy

A5L-E Low Power Design

Date: Monday, December 10, 2018
Time: 16:00 - 17:30
Room: F2 - Giscours
Chair(s): Mehdi Dolatshahi; *Islamic Azad University*
Leomar Soares Da Rosa; *Universidade Federal de Pelotas*

Power-Efficient and Memory-Aware Approximate Hardware Design for HEVC FME Interpolator 237
Wagner Penny[1], Mariana Ucker[1], Italo Machado[1], Luciano Agostini[2], Daniel Palomino[1], Marcelo Porto[2], Bruno Zatt[1]
[1]Federal University of Pelotas, Brazil; [2]Universidade Federal de Pelotas, Brazil

A Fully Programmable eFPGA-Augmented SoC for Smart-Power Applications 241
Francesco Renzini[2], Davide Rossi[2], Eleonora Franchi Scarselli[2], Claudio Mucci[1], Roberto Canegallo[1]
[1]STMicroelectronics, Italy; [2]University of Bologna, Italy

DROP: Distributed Run-Time and Power Constraint Mapping for Many-Core Systems 245
Mohammad Mohammad, Iraklis Anagnostopoulos
Southern Illinois University Carbondale, United States

Low Power and High Speed Static CMOS Digital Magnitude Comparators 249
Costas Efstathiou[2], Konstantinos Dimolikas[1], Christoforos Papaioannou[1], Yiorgos Tsiatouhas[1]
[1]University of Ioannina, Greece; [2]University of West Attica, Greece

B1P-G Linear and Non-Linear Systems and Analog Circuits

Date: Tuesday, December 11, 2018
Time: 08:30 - 09:30
Room: Lobby
Chair(s): Franck Badets; *CEA*

Design of a Generalized Fractional-Order PID Controller Using Operational Amplifiers 253
Emmanuel Gonzalez[1], Vassilis Alimisis[3], Costas Psychalinos[3], Aleksei Tepljakov[2]
[1]Schindler Elevator Corporation, United States; [2]Tallinn University of Technology, Estonia; [3]University of Patras, Greece

A Rectifier Circuit Using Add-Differentiate IC with a Minimal Number of CMOS Transistors 257
Izzet Cem Göknar[2], Elham Minayi[1]
[1]Doğuş University, Turkey; [2]Işık Universiy, Turkey

Design of a Low-Voltage EEG Detector Based on a Chopping Amplifier in CMOS 65-nm 261
Nathan Seutin, Hugo García-Vázquez, Alexandre Quenon, Fortunato Carlos Dualibe
Université de Mons, Belgium

Design of a Quasi-Linear Rail-to-Rail Delay Element with an Extended Programmable Range 265
Jordan Lee Gauci[2], Edward Gatt[2], Owen Casha[2], Giacinto De Cataldo[1], Ivan Grech[2], Joseph Micallef[2]
[1]INFN Bari, Italy; [2]University of Malta, Malta

Optimizing Power Consumption Vs. Linearization in CMFB Amplifiers with Source Degeneration 269
Claus Bauzá[2], Josep Maria Sánchez-Chiva[2], Jordi Madrenas[2], Daniel Fernández[1]
[1]Nanusens S.L., Spain; [2]Universitat Politecnica de Catalunya, BarcelonaTech, Spain

A Novel Heat-Aware Write Method with Optimized Heater Material and Structure in Sub-20 nm Pram for Low Energy Operation 273
Hyun Kook Park, Tae Woo Oh, Seong-Ook Jung
Yonsei University, Korea

A 1.6 GHz Non-Overlap Clock Generation with Differential Clock Driver and Clock Level Shifters for GS/s Sampling Rate Pipeline ADCs 277
Hakan Çetinkaya[2], Ali Zeki[1], Alper Girgin[2], Derun Karabeyoğlu[2], Tufan Karalar[2]
[1]Girne American University, Turkey; [2]İstanbul Technical University, Turkey

A Preamplifier-Discriminator Circuit Based on a Common Gate Feedforward TIA for Fast Time Measurements Using Diamond Detectors 281
Abderrahmane Ghimouz[2], Fatah Rarbi[1], Laurent Gallin-Martel[1], Olivier Rossetto[1]
[1]Université Grenoble Alpes, CNRS, Grenoble INP, LPSC-IN2P3, France; [2]Université Grenoble Alpes, Grenoble INP, CNRS, LPSC-IN2P3, France

Near Field Measurement Bench and on-Chip Sensor for FTB Stress Propagation Analysis 285
Yann Bacher[3], Lorenzo Quazzo[1], Nicolas Froidevaux[3], Henri Braquet[1], Gilles Jacquemod[2]
[1]Nice Sophia Antipolis University, France; [2]Nice Sophia Antipolis University, Polytech'Lab, France; [3]STMicroelectronics, France

Tunable Floating-Point for Artificial Neural Networks 289
Marta Franceschi[2], Alberto Nannarelli[1], Maurizio Valle[2]
[1]Technical University of Denmark, Denmark; [2]University of Genoa, Italy

Performance Improvement of a 2.4-GHz Multi-Stage Rectifier Using Power Optimized Waveforms 293
Viet-Duc Pham, Hakim Takhedmit, Laurent Cirio
University of Paris-Est Marne-la-Vallée, France

Power Efficient Optimization Procedure for Asynchronous Electrostatic Generators 297
Seyed Hossein Daneshvar[2], Mohammad Maymandi-Nejad[1], Mehmet Rasit Yuce[2], Jean-Michel Redouté[2]
[1]Ferdowsi University of Mashhad, Iran; [2]Monash University, Australia

Mechanical Solution for Out-of-Plane Sensitivity Enhancement of CMOS MEMS Convective Accelerometers 301
Sonia Abdellatif[1], Brahim Mezghani[1], Fares Tounisi[1], Frederick Mailly[2], Pascal Nouet[2]
[1]ENIS, Tunisia; [2]LIRMM, France

Study and Design of MEMS Cross-Shaped Piezoelectric Vibration Energy Harvester 305
Abdul Hafiz Alameh, Mathieu Gratuze, Alexandre Robichaud, Frederic Nabki
École de Technologie Supérieure, Canada

B1P-H RF Circuits and Systems

Date: Tuesday, December 11, 2018
Time: 08:30 - 09:30
Room: Lobby
Chair(s): Raafat Lababidi; *ENSTA Bretagne*

Miniaturized Onboard Electronics for Attitude Measurement of Medium Caliber Projectiles 309
Fayçal Saada, Andreas Zeiner, Kévin Meder, Laura Garcia-Gamez, Loïc Bernard
ISL, France

Analysis and Design of a Passive Sliding IF Mixer with a Novel Built-in Gainstep Mechanism for an Integrated 2.4 GHz RF-Receiver 313
Christoph Beyerstedt, Vahid Bonehi, Tobias Saalfeld, Markus Scholl, Ralf Wunderlich, Stefan Heinen
RWTH Aachen University, Germany

A 7th Derivative Gaussian Pulse Generator for IR-UWB Radar Applications in Pedestrian Detection 317
Xin An, Jens Wagner, Frank Ellinger
Technische Universität Dresden, Germany

A Novel Cross-Shaped Bandpass Filter with Reconfigurable Notch Band 321
Teng Cheng[2], Sut-Kam Ho[2], Kam-Weng Tam[2], Wai-Wa Choi[2], Guang-Hua Yang[1]
[1]Jinan University, China; [2]University of Macau, Macau

Preamble Based SNR Estimation for IEEE 802.15.4g MR-OFDM 325
Amani Aloui[2], Ons Ben Rhouma[1], Chiheb Rebai[1]
[1]Sup'Com, Tunisia; [2]Sup'Com/Gres'Com, Tunisia

2.4 GHz Reconfigurable Low Voltage and Low Power VCO Dedicated to Sensor Networks Applications 329
Ilana First[1], Andre Mariano[1], Polyana Lacerda[1], Glauber Brante[2], Oscar Gouveia Filho[1], Bernardo Leite[1]
[1]Universidade Federal do Paraná, Brazil; [2]Universidade Tecnológica Federal do Paraná, Brazil

An Integrated LC Oscillator with Self Compensation for Frequency Drift and PVT Corners Variations 333
Jigme Zangpo, Ricardo Póvoa, Jorge Guilherme, Nuno Horta
Instituto de Telecomunicações, Portugal

Ka-Band MMIC Variable Gain Low Noise Amplifier for Electronic Scanning Antenna 337
Anael Lohou[3], David Chaimbault[3], Benoît Lesur[3], Alain Karas[3], Julien Lintignat[1], Bernard Jarry[2]
[1]Université de Limoges, France; [2]Université de Limoges, CNRS, France; [3]Zodiac Data Systems, France

Miniature Dual Band Antenna for WPT Application 341
Zahra Katbay[2], Mohammed Ismail[2], Rabie Jabasini[1], Ali Sibaie[1]
[1]AUL University, Lebanon; [2]Wayne State University, United States

Energy Harvesting with 2.45 GHz Rectenna for Urban Application 345
Achraf Waguaf[1], Romain Alvernhe[1], Ludivine Fadel[1], Marjorie Grzeskowiak[2]
[1]ENSEIRB-MATMECA, Université de Bordeaux, Laboratoire IMS, France; [2]Université de Paris-Est Marne-la-Vallée, France

A Single-Inductor Two-Step-Mixing Injection-Locked Frequency Divider by Four with Concurrent Tail-Injection 349
Alessandro Garghetti, Andrea Lacaita, Salvatore Levantino
Politecnico di Milano, Italy

Car Radar Transceiver 80GHz Design Improvements Using EM-Cosimulation Flow 353
Gilles Montoriol[2], Piotr Kawka[1], Vincent Poisson[1]
[1]Keysight Technologies, Belgium; [1]Keysight Technologies, France; [2]NXP Semiconductors, France

B1P-J EDA, CAD, Optimization, Test & Reliability

Date: Tuesday, December 11, 2018
Time: 08:30 - 09:30
Room: Lobby
Chair(s): Helmut Graeb; *Technical University of Munich*

Probabilistic Method for Reliability Estimation of SP-Networks Considering Single Event Transient Faults 357
Rafael Schvittz[1], Denis T. Franco[1], Leomar Rosa Jr. }, Paulo F. Butzen[2]
[1]Universidade Federal de Pelotas, Brazil; [2]Universidade Federal do Rio Grande do Sul, Brazil

Use of Decoupling Cells for Mitigation of Set Effects in CMOS Combinational Gates 361
Marko Andjelkovic, Milan Babic, Yuanqing Li, Oliver Schrape, Milos Krstic, Rolf Kraemer
IHP Microelectronics, Germany

Exploring Mas to a High Level Abstration NoC Simulation Environment 365
Gustavo Lima[3], Nelson Traversi[3], Diana Adamatti[3], Graçaliz Dimuro[3], Cristina Meinhardt[2], Eduardo Brião[1], Odorico Mendizabal[3]
[1]Instituto Federal do Rio Grande do Sul , Brazil; [2]Universidade Federal de Santa Catarina, Brazil; [3]Universidade Federal do Rio Grande, Brazil

Integrated ESOP Refactoring for Industrial Designs 369
Winston Haaswijk[1], Luca Amarù[2], Patrick Vuillod[2], Jiong Luo[2], Mathias Soeken[1], Giovanni De Micheli[1]
[1]EPFL, Switzerland; [2]Synopsys Inc., France; [2]Synopsys Inc., United States

A Self-Biased Schmitt Trigger for Low Power Applications 373
Mohammed Al-Qadasi, Abdullah Alshehri, Talal Al-Attar, Hossein Fariborzi
KAUST, Saudi Arabia

Design Space Exploration for Approximate Implementations of Arithmetic Data Path Primitives 377
Lukas Sekanina, Vojtech Mrazek, Zdenek Vasicek
Brno University of Technology, Czech Rep.

B2L-A Secure Hardware for IoT Applications

Date: Tuesday, December 11, 2018
Time: 09:30 - 11:00
Room: Amphi B - Bordeaux
Chair(s): Paris Kitsos; *Technological Educational Institute of Western Greece*

VerMI: Verification Tool for Masked Implementations 381
Victor Arribas, Svetla Nikova, Vincent Rijmen
imec-COSIC, KU Leuven, Belgium

Evaluation of Lattice-Based Signature Schemes in Embedded Systems 385
Tim Güneysu[2], Markus Krausz[1], Tobias Oder[1], Julian Speith[1]
[1]Ruhr-Universität Bochum, Germany; [2]Ruhr-Universität Bochum & DFKI, Germany

A 4-Bit Architecture of SEED Block Cipher for IoT Applications **389**
Filippos Pirpilidis[2], Lampros Pyrgas[1], Paris Kitsos[1]
[1]Industrial Systems Institute and TEI of Western Greece, Greece; [2]TEI of Western Greece, Greece

Energy-Efficient Masking of the Trivium Stream Cipher **393**
Maxime Montoya, Thomas Hiscock, Simone Bacles-Min, Anca Molnos, Jacques Fournier
Université Grenoble Alpes / CEA-Leti, France

Technology-Agnostic Power Optimization for AES Block Cipher **397**
Kais Chibani[1], Adrien Facon[2], Sylvain Guilley[3], Youssef Souissi[1]
[1]Secure-IC S.A.S, France; [2]Secure-IC S.A.S & École Normale Supérieure, France; [3]Secure-IC S.A.S & École Normale Supérieure & TELECOM ParisTech, France

B2L-B Components, Circuits and Systems with Magnetic Emphasis

Date: Tuesday, December 11, 2018
Time: 09:30 - 11:00
Room: E1 - St Emilion
Chair(s): Nicola Femia; *Università di Salerno*
Elena Blokhina; *University College Dublin*

Modeling of Stepped Air-Gap Ferrite Inductors in Switching Power Supplies **401**
Kateryna Stoyka, Giulia Di Capua, Nicola Femia
University of Salerno, Italy

Novel Approach to Modelling Electromechanical Coupling and Testing its Self-Consistency in Micro-Scale Kinetic Electromagnetic Energy Harvesters **405**
Andrii Sokolov[2], Dhiman Mallick[1], Saibal Roy[1], Michael Peter Kennedy[2], Elena Blokhina[2]
[1]Tyndall National Institute, Ireland; [2]University College Dublin, Ireland

On 60 GHz Solid-State Transformers Designed in 65 nm CMOS Technology **409**
Igor Filanovsky
University of Alberta, Canada

High-Accuracy Wireless 6DOF Magnetic Tracking System Based on FEM Modeling **413**
David Alejandro Fernandez Guzman[1], Enrico Macrelli[2], Danilo Demarchi[2], Marco Crepaldi[1]
[1]Istituto Italiano di Tecnologia, Italy; [2]Politecnico di Torino, Italy

Hysteretic Regulators with Partially-Saturated Inductors **417**
Nicola Femia, Giulia Di Capua
University of Salerno, Italy

B2L-C Reliability and Fault Detection

Date: Tuesday, December 11, 2018
Time: 09:30 - 11:00
Room: E2 - Petrus
Chair(s): Mathieu Thevenin; *CEA*
Yvon Savaria; *Polytechnique Montréal*

FTNoCSim: a New Simulation Platform for Evaluating Network-on-Chip Reliability **421**
Nassima Kadri, Ala Eddine Yahiaoui, Mohamed Mehdi Kandi, Mouloud Koudil
Laboratoire des Méthodes de Conception des Systèmes, Algeria

A Domain-Specific Language for Automated Fault Injection in SystemC Models **425**
Douglas Lohmann[1], Alexis Huf[1], Djones Lettnin[1], Frank Siqueira[1], José Luís Güntzel[2]
[1]Federal University of Santa Catarina, Brazil; [2]Universidade Federal de Santa Catarina, Brazil

A Novel Sizing Method Aiming Security Against Differential Power Analysis 429
Vitor G. Lima, Plínio Finkenauer, Vinícius Camargo, Felipe Marques, Leomar Júnior, Rafael Soares
Federal University of Pelotas, Brazil

The Suitability of the SPR-MP Method to Evaluate the Reliability of Logic Circuits 433
Matheus F. Pontes[2], Paulo F. Butzen[2], Rafael B. Schvittz[1], Leomar S. Rosa Jr[1], Denis T. Franco[1]
[1]Universidade Federal de Pelotas, Brazil; [2]Universidade Federal do Rio Grande do Sul, Brazil

Reliability Analysis of the SPARC V8 Architecture via Fault Trees and UPPAL-SMC 437
Marwan Ammar[1], Ghaith Bany Hamad[1], Otmane Ait Mohamed[1], Yvon Savaria[2]
[1]Concordia University, Canada; [2]Polytechnique Montreal, Canada

B2L-D Wide-band Amplification Techniques

Date: Tuesday, December 11, 2018
Time: 09:30 - 11:00
Room: F1 - Sauternes
Chair(s): Patrick Reynaert; *KU Leuven*
Didier Belot; *CEA-LETI*

A Compact 5 GHz Lumped-Element Wilkinson Power Combiner on 28 nm Bulk CMOS 441
Matthew Love[2], Mury Thian[2], Floris van der Wilt[1], Koen van Hartingsveldt[1], Kave Kianush[1]
[1]Catena Microelectronics B.V., Netherlands; [2]Queen's University Belfast, United Kingdom

A Broadband 13 Vpp 40% PAE Stacked Line Driver in 28 nm Bulk CMOS 445
Jan Cools[1], Thibaut Gurné[2], Patrick Reynaert[1]
[1]KU Leuven, Belgium; [2]Nokia Bell Labs, Belgium

Wide-Band Active Tunable Phase Shifter Using Improved Non-Foster Circuit 449
Saadou Almokdad[2], Raafat Lababidi[2], Marc Le Roy[2], Sawsan Sadek[1], André Perennec[2], Denis Le Jeune[2]
[1]Lebanese University / Institute University of Technology, Lebanon; [2]Université de Brest (UBO)-Ensta Bretagne, Lebanon; [2]Université de Brest (UBO)-Ensta Bretagne, France

Automated Synthesis of 1.5-5 GHz SiGe BiCMOS Differential Amplifiers Loaded on Resistive and Complex-Impedance Terminations 453
Andrey Kokolov, Leonid Babak, Dmitriy Zhabin, Feodor Sheyerman, Alexey Drozdov
Tomsk State University of Control Systems and Radio-electronics, Russia

A Current Balanced Multi-Phase Class-D Amplifier for Wideband Supply Modulator 457
Jiawen Hu, Liu Chen, Yifei Hu
Shanghai Exceleration Semiconductor Ltd., China

B2L-E Voltage Controlled Oscillators

Date: Tuesday, December 11, 2018
Time: 09:30 - 11:00
Room: F2 - Giscours
Chair(s): Chadi Jabbour; *Telecom Paristech*
Dominique Delbecq; *NXP*

80 GHz VCO with Slow-Wave Coplanar Stripline Synthesized Differential Inductor 461
Ekta Sharma[3], Emmanuel Pistono[1], Philippe Ferrari[2], Sylvain Bourdel[1]
[1]IMEP-LaHC, Grenoble Institute of Engineering, France; [2]TIMA, Grenoble Institute of Engineering, France; [3]Université Grenoble Alpes, CNRS, Grenoble Institute of Engineering, IMEP-LaHC, France

A Highly Linear Ring Oscillator for VCO-Based ADCs in 65-nm CMOS 465
Leidy Mabel Alvero-Gonzalez[2], Eric Gutierrez[1], Luis Hernandez[1]
[1]Carlos III University of Madrid, Spain; [2]University Carlos III, Spain

A Fully Integrated Sub-GHz Inductor-Less VCO with a Frequency Doubler 469
Ningcheng Gaoding, Jean-Francois Bousquet
Dalhousie University, Canada

Current-Reuse RF LC-VCO Design for Autonomous Connected Objects 473
Fayrouz Haddad[3], Imen Ghorbel[2], Wenceslas Rahajandraibe[3], Mourad Loulou[2], Abdelhalim Slimane[1]
[1]Centre de Développement des Technologies Avancées, Algeria; [2]ENIS, Tunisia; [3]IM2NP, France

B3L-D The Desperate Designer and the Embedded System Security

Date: Tuesday, December 11, 2018
Time: 11:00 - 12:30
Room: F1 - Sauternes
Chair(s): Lilian Bossuet; *Université de Lyon*

Open Platform Systems Under Scrutiny: a Cybersecurity Analysis of the Device Tree 477
Dimitrios Tychalas[1], Michail Maniatakos[2]
[1]New York University, United States; [2]New York University Abu Dhabi, U.A.E.

Enabling Secure MPSoC Dynamic Operation Through Protected Communication 481
Siavoosh Payandeh Azad[1], Behrad Niazmand[1], Gert Jervan[1], Johanna Sepulveda[2]
[1]Tallinn University of Technology, Estonia; [2]Technische Universität München, Germany

Machine Learning for Security: the Case of Side-Channel Attack Detection at Run-Time 485
Maria Mushtaq[4], Ayaz Akram[3], Muhammad Khurram Bhatti[2], Maham Chaudhry[2], Muneeb Yousaf[2], Umer Farooq[1], Vianney Lapotre[4], Guy Gogniat[4]
[1]Dhofar University, Oman; [2]Information Technology University, Pakistan; [3]University of California, United States; [4]University of South Brittany, France

DVFS As a Security Failure of TrustZone-Enabled Heterogeneous SoC 489
El Mehdi Benhani, Lilian Bossuet
Université Jean Monnet, Laboratoire Hubert Curien, France

Challenges and Examples of in-situ Memory Content Extraction Techniques 493
Franck Courbon
University of Cambridge, United Kingdom

B3L-E Low Power Analog Blocks

Date: Tuesday, December 11, 2018
Time: 11:00 - 12:30
Room: F2 - Giscours
Chair(s): Salvatore Pennisi; *Universita di Catania*
Fayrouz Haddad; *IM2NP*

Ultra-Low Power Amplifiers for IoT Nodes 497
Alfio Dario Grasso, Salvatore Pennisi
University of Catania, Italy

A Low Power CMOS gm-C Polyphase Filter for Low-IF GPS Receiver 501
Siamak Delshadpour
NXP Semiconductors, United States

Design of CMOS OTAs with Settling-Time Constraints 505
Gianluca Giustolisi[1], Gaetano Palumbo[2]
[1]Università degli Studi di Catania, Italy; [2]University of Catania, Italy

Current-Mode Temperature Compensation for a Differential Logarithmic Amplifier in 180nm BiCMOS 509
Yannick Wenger[2], Bernd Meinerzhagen[3], Akbar Ghazinour[1]
[1]NXP Semiconductors, Germany; [2]NXP Semiconductors/TU Braunschweig, Germany; [3]Technische Universität Braunschweig, Germany

B4L-D Memory Management Schemes

Date: Tuesday, December 11, 2018
Time: 14:00 - 15:30
Room: F1 - Sauternes
Chair(s): El Mostapha Aboulhamid; *Université de Montreal*
Iraklis Anagnostopoulos; *Southern Illinois University Carbondale*

Slicing FIFOs for on-Chip Memory Bandwidth Exhaustion 513
Mattis Hasler, Robert Wittig, Emil Matúš, Gerhard Fettweis
Technische Universität Dresden, Germany

Isolation-Safe Speculative Access Control for Hardware Transactional Memory 517
Tomoki Tajimi[1], Masaki Hayashi[1], Yuki Futamase[1], Ryota Shioya[3], Masahiro Goshima[2], Tomoaki Tsumura[1]
[1]Nagoya Institute of Technology, Japan; [2]National Institute of Informatics, Japan; [3]University of Tokyo, Japan

Memory-Aware Tiles Workload Balance Through Machine-Learnt Complexity Reduction for HEVC 521
Iago Storch[1], Bruno Zatt[1], Luciano Agostini[2], Guilherme Correa[1], Daniel Palomino[1]
[1]Federal University of Pelotas, Brazil; [2]Universidade Federal de Pelotas, Brazil

Hardware Aspects of Long Short Term Memory 525
Ioannis Kouretas, Vassilis Paliouras
University of Patras, Greece

An Analysis and a Solution of False Conflicts for Hardware Transactional Memory 529
Yuki Futamase[1], Masaki Hayashi[1], Tomoki Tajimi[1], Ryota Shioya[3], Masahiro Goshima[2], Tomoaki Tsumura[1]
[1]Nagoya Institute of Technology, Japan; [2]National Institute of Informatics, Japan; [3]University of Tokyo, Japan

B4L-E Modeling, Analysis and Synthesis of Non-Linear Circuits and Systems

Date: Tuesday, December 11, 2018
Time: 14:00 - 15:30
Room: F2 - Giscours
Chair(s): Ronald Tetzlaff; *Technical University of Dresden*
Didier Belot; *CEA-LETI*

Computation of Topological Entropy of Finite Representations of Maps 533
Zbigniew Galias
AGH University of Science and Technology, Poland

Analog-Based Compressive Sensing of Multichannel Neural Signals: Systematic Design Approaches 537
Fereidoon Hashemi Noshahr, Mohamad Sawan
Polytechnique Montreal, Canada

CNNs with Bistable-Like Non-Volatile Memristors: a Novel Mem-Computing Paradigm for the IoT Era 541
Alon Ascoli[1], Yiannis Messaris[1], Ronald Tetzlaff[1], Leon Ong Chua[2]
[1]Technische Universität Dresden, Germany; [2]University of California, Berkeley, United States

Modeling of Memristors Under Sinusoidal Excitations with Various Frequencies 545
Bartlomiej Garda, Zbigniew Galias
AGH University of Science and Technology, Poland

Accurate PCM Crosspoint Emulator and its Use on Eigenvalues Calculation 549
Anastasios Petropoulos, Theodore Antonakopoulos
University of Patras, Greece

B5L-A Emerging Nanoscale Devices for Neuromorphic Computing

Date: Tuesday, December 11, 2018
Time: 15:30 - 17:00
Room: Amphi B - Bordeaux
Chair(s): Teresa Serrano-Gotarredona; *Instituto de Microelectrónica de Sevilla, CSIC and Univ. de Sevilla*

Use of Magnetoresistive Random-Access Memory As Approximate Memory for Training Neural Networks 553
Nicolas Locatelli, Adrien Francis Vincent, Damien Querlioz
Université Paris-Sud, France

Verilog-A Model of Ferroelectric Memristors Dedicated to Neuromorphic Design 557
Charly Meyer[1], André Chanthbouala[2], Soren Boyn[2], Jean Tomas[1], Vincent Garcia[2], Manuel Bibes[2], Stéphane Fusil[2], Julie Grollier[2], Sylvain Saïghi[1]
[1]Université de Bordeaux, France; [2]Université Paris-Sud, Université Paris-Saclay, France

Metal Oxide Resistive Memory (OxRAM) and Phase Change Memory (PCM) As Artificial Synapses in Spiking Neural Networks 561
Elisa Vianello[1], Denys R. B. Ly[1], Selina La Barbera[1], Thomas Dalgaty[1], Niccolo Castellani[1], Gabriele Navarro[1], Guillama Bourgeois[1], A. Valentian[1], Etienne Nowak[1], Damien Querlioz[2]
[1]Université Grenoble Alpes / CEA-Leti, France; [2]Université Paris-Sud, Université Paris-Saclay, C2N, France

A Purely Digital Memristor Emulator Based on a Flux-Charge Model 565
Oscar Camps[2], Mohamad Moner Al Chawa[2], Carol de Benito[2], Miquel Roca[2], Stavros G. Stavrinides[1], Rodrigo Picos[2], Leon Ong Chua[3]
[1]International Hellenic University, Greece; [2]Universitat de les Illes Balears, Spain; [3]University of California, Berkeley, United States

Scene Context Classification with Event-Driven Spiking Deep Neural Networks 569
Pablo Negri[3], Miguel Soto[1], Bernabe Linares-Barranco[2], Teresa Serrano-Gotarredona[1]
[1]IMSE-CNM, Spain; [2]IMSE-CNM-CSIC, Spain; [3]UBA-COCINET, Argentina

B5L-B Transistor Level Design and Simulation Techniques

Date: Tuesday, December 11, 2018
Time: 15:30 - 17:00
Room: E1 - St Emilion
Chair(s): Andrea Calimera; *Politecnico di Torino*

Impact of Near-Threshold and Variability on 7nm FinFET XOR Circuits 573
Fabio Silva[2], Cristina Meinhardt[1], Ricardo Reis[2]
[1]Universidade Federal de Santa Catarina, Brazil; [2]Universidade Federal do Rio Grande do Sul, Brazil

10T and 8T Full Adders Based on Ambipolar XOR Gates with SB-FinFETs 577
Talha Canan[2], Savas Kaya[2], Avinash Kodi[2], Hao Xin[3], Ahmed Louri[1]
[1]George Washington University, United States; [2]Ohio University, United States; [3]University of Arizona, United States

Exploring Multi-Level Design to Mitigate Variability and Radiation Effects on 7nm FinFET Logic Cells 581
Leonardo Heitich Brendler[2], Alexandra Zimpeck[2], Cristina Meinhardt[1], Ricardo Reis[2]
[1]Universidade Federal de Santa Catarina, Brazil; [2]Universidade Federal do Rio Grande do Sul, Brazil

High Density GC-eDRAM Design in 16nm FinFET 585
Amir Shalom, Robert Giterman, Adam Teman
Bar-Ilan University, Israel

Configurable Multi-Port Dynamic Bitcell with Internal Refresh Mechanism 589
Roman Golman, Robert Giterman, Adam Teman
Bar-Ilan University, Israel

B5L-C Energy Harvesting and Power Converters

Date: Tuesday, December 11, 2018
Time: 15:30 - 17:00
Room: E2 - Petrus
Chair(s): Ming Zhang; *University of Paris Sud*
Thierry Taris; *Univ. Bordeaux*

Kinetic Energy Harvesting for the IoT: Perspectives and Challenges for the Next Decade 593
Dimitri Galayko[2], Armine Karami[2], Philippe Basset[1], Elena Blokhina[3]
[1]ESIEE Paris, Université Paris Est, France; [2]Sorbonne Université, France; [3]University College Dublin, Ireland

Energy-Efficient Start-Up Power Management for Batteryless Biomedical Implant Devices 597
Kaung Oo Htet, Jinwei Zhao, Rami Ghannam, Hadi Heidari
University of Glasgow, United Kingdom

A Single-Inductor Dual-Ouput (SIDO) DC-DC Converter for Implantable Medical Devices in 180nm Standard CMOS Process 601
Pei-Chun Liao, Yi-Lun Chen, Po-Hung Chen
Institute of Electronics, National Chiao Tung University, Taiwan

A Clock Boosted Charge Pump with Reduced Rise Time 605
Andrea Ballo[2], Gianluca Giustolisi[1], Alfio Dario Grasso[2], Gaetano Palumbo[2]
[1]Università degli Studi di Catania, Italy; [2]University of Catania, Italy

B5L-D Analog Techniques

Date: Tuesday, December 11, 2018
Time: 15:30 - 17:00
Room: F1 - Sauternes
Chair(s): Salvatore Pennisi; *Universita di Catania*
Igor Filanovsky; *University of Alberta*

Vector Matrix Multiplication Using Crossbar Arrays: a Comparative Analysis 609
Hussein Assaf, Yvon Savaria, Mohamad Sawan
Polytechnique Montreal, Canada

Design and Synthesis of Arbitrary Group Delay Filters for Integrated Analog Signal Processing 613
João Alberto de França Ferreira, Emilie Avignon-Meseldzija, Pietro Maris Ferreira, Philippe Bénabès
CentraleSupélec, France

Complex Ladder Filter Realizations 617
Kenneth Martin
Granite SemiCom Inc., Canada

B5L-E Optimization Techniques for Circuits and Systems

Date: Tuesday, December 11, 2018
Time: 15:30 - 17:00
Room: F2 - Giscours
Chair(s): Victor Grimblatt; *Synopsys*

Optimizing Performance of GPU Applications with SM Activity Divergence Minimization 621
Zois-Gerasimos Tasoulas, Iraklis Anagnostopoulos
Southern Illinois University Carbondale, United States

MEMS-IC Optimization Considering Design Parameters and Manufacturing Variation from Both Mechanical and Electrical Side 625
Florin Burcea, Andreas Herrmann, Bing Li, Helmut Graeb
Technical University of Munich, Germany

A Novel Quasi-Newton with Momentum Training for Microwave Circuit Models Using Neural Networks 629
Shahrzad Mahboubi, Hiroshi Ninomiya
Shonan Institute of Technology, Japan

Design-Dependent Monitors Based on Delay Sensitivity Tracking 633
Jahnavi Kasturi Rangan[1], Nasim Pour Aryan[1], Lantao Wang[1], Jens Bargfrede[1], Christian Funke[1], Helmut Graeb[2]
[1]Infineon Technologies AG, Germany; [2]Technical University of Munich, Germany

Modeling the Effect of Strong Magnetic Field on N-Type MOSFET in Strong Inversion 637
Duc-Vinh Nguyen[4], Lucas Werling[4], Chrystelle Po[4], Norbert Dumas[4], Morgan Madec[4], Wilfried Uhring[1], Luc Hébrard[4], Latifa Fakri-Bouchet[3], Joris Pascal[5], Youssef Wadghiri[2]
[1]ICube, UMR 7357, Université de Strasbourg and CNRS, France; [2]NYU School of Medicine, United States; [3]Université Claude Bernard Lyon 1 / CNRS, France; [4]Université de Strasbourg / CNRS, France; [5]University of Applied Sciences and Arts Northwestern, Switzerland

B6P-G Young Professionals

Date: Tuesday, December 11, 2018
Time: 15:30 - 17:00
Room: Lobby
Chair(s): Manel Ben Romdhane; *SupCom Tunis*
Rémy Vauché; *Polytech' Marseille*

Neural Network Autoencoder for Change Detection in Satellite Image Time Series 641
Ekaterina Kalinicheva[2], Jérémie Sublime[2], Maria Trocan[1]
[1]Institut supérieur d'électronique de Paris, France; [2]LISITE-ISEP, France

Implementation of the Standardized Human Body Communications – a Feasibility Study 643
Remy Vauche[1], Hamza Bounaceur[1], Sofiane Zerenini[1], Nicolas Dehaese[1], Jean Gaubert[1], Herve Barthelemy[2], Valentin Gies[2]
[1]Aix-Marseille University, France; [2]Toulon University, France

Dry Electrode Materials for Electrocardiographic Monitoring 645
Sabrina Gan[2], Remy Vauche[1], Jean-François Pons[2], Wenceslas Rahajandraibe[1]
[1]Aix-Marseille University, France; [2]Witmonki SAS, France

Comparison Between Quadrature-Modulation EPWM Transmitters with a 90° and 180° Hybrid in Physical Models 647
Tomoaki Morita, Yohtaro Umeda
Tokyo University of Science, Japan

Study of Stochastic Invertible Multiplier Designs 649
Kaito Nishino[3], Sean Smithson[2], Noaya Onizawa[3], Brett Meyer[2], Warren Gross[2], Hitoshi Yamagata[1], Hiroyuki Fujita[1], Takahiro Hanyu[3]
[1]Canon Medical Systems Corporation, Japan; [2]McGill University, Canada; [3]Tohoku University, Japan

Experiments of Electric Vehicle Cart Modeling, Calibration, and Optimization 651
Haruya Fujii, Lei Lin, Masahiro Fukui
Ritsumeikan University, Japan

Power-Amplifier-Inserted Transversal Filter That Recovers Quantization Noise Power by CMOS Rectifier 653
Yuto Tanaka, Yohtaro Umeda, Kyoya Takano
Tokyo University of Science, Japan

Deep Residual Learning -Based Reconstruction of Stacked Autoencoder Representation 655
Honggui Li[2], Maria Trocan[1]
[1]Institut supérieur d'électronique de Paris, France; [2]Yangzhou University, China

Real-Time LED Flicker Detection and Mitigation: Architecture and FPGA-Implementation 657
Nicolai Behmann, Holger Blume
Leibniz University Hannover, Germany

Adaptive Compressed Sensing Image Reconstruction Using Binary Measurement Matrices 659
Ali Akbari[1], Marco Trevisi[2], Maria Trocan[1]
[1]Institut supérieur d'électronique de Paris, France; [2]Universidad de Sevilla, Spain

C1P-G Signal Processing

Date: Wednesday, December 12, 2018
Time: 09:00 - 10:00
Room: Lobby
Chair(s): Antoine Frappé; *University of Lille*

Fast Design of Reliable, Flexible and High-Speed AWGN Architectures with High Level Synthesis 661
Yann Delomier[2], Bertrand Le Gal[1], Jeremie Crenne[1], Christophe Jego[2]
[1]IMS Laboratory, Bordeaux INP, University of Bordeaux, France; [2]IMS Laboratory, University of Bordeaux, Bordeaux INP, France

Parallel Robust Absolute Orientation on FPGA for Vision and Robotics 665
Nikolaos Dimou[1], Manolis Lourakis[1], Georgios Lentaris[3], Dimitrios Soudris[3], Dionysios Reisis[2]
[1]Institute of Computer Science, Foundation for Research and Technology, Greece; [2]National and Kapodistrian University of Athens, Greece; [3]National Technical University of Athens, Greece

Underdetermined Direction of Arrival Estimation by Sum and Difference Composite Co-Array 669
Sho Iwazaki, Koichi Ichige
Yokohama National University, Japan

Layer Skip Learning Using LARS Variables for 39% Faster Conversion Time and Lower Bandwidth 673
Yuki Miyauchi[2], Haruki Mori[2], Tetsuya Youkawa[2], Kazuki Yamada[2], Shintaro Izumi[2], Masahiko Yoshimoto[2], Hiroshi Kawaguchi[2], Atsuki Inoue[1]
[1]Fujitsu Laboratories Ltd, Japan; [2]Kobe University, Japan

Low-Complexity Feature Extraction Unit for "Wake-on-Feature" Speech Processing 677
Simon Lecoq[2], Jean Le Bellego[2], Angel Gonzalez[1], Benoit Larras[1], Antoine Frappé[1]
[1]IEMN - ISEN Lille, France; [2]ISEN Lille, France

C1P-H Bio-electronics Circuits and Systems

Date: Wednesday, December 12, 2018
Time: 09:00 - 10:00
Room: Lobby
Chair(s): Sara Ghoreishizadeh; *Imperial College*
Teresa Serrano-Gotarredona; *Instituto de Microelectrónica de Sevilla, CSIC and Univ. de Sevilla*

A Wearable Sensor Node for Detecting Atrial Fibrillation Using Real-Time Digital Signal Processing 681
Tuukka Panula, Tero Hurnanen, Jarno Tuominen, Matti Kaisti, Juho Koskinen, Mikko Pänkäälä, Tero Koivisto
University of Turku, Finland

Dual Ring Prototype Electronic System for the Small Animal Fast Insert for MRI 685
Robert Becker[1], Alfred Buck[8], Volker Commichau[1], Diogo Di Calafiori[1], Günther Dissertori[1], Lubomir Djambazov[1], Afroditi Eleftheriou[8], Peter Fischer[6], Mikiko Ito[2], Parisa Khateri[1], Werner Lustermann[2], Josep F. Oliver[4], Christian Ritzer[1], Michael Ritzert[6], Ulf Röser[1], Markus Rudin[1], Ilaria Sacco[5], Paola Solevi[3], Charalampos Tsoumpas[7], Geoffrey Warnock[8], Bruno Weber[8], Matthias Wyss[8], Agnieszka Zagoździńska-Bochenek[2]
[1]ETH Zürich, Switzerland; [2]ETHZ Eidgenoessische Technische Hochschule Zuerich, Switzerland; [3]Otto-von-Guericke University Magdeburg, Germany; [4]Universitat de Valncia, Spain; [5]University Heidelberg, Germany; [6]University of Heidelberg, Germany; [7]University of Leeds, United Kingdom; [8]University of Zürich, Switzerland

Triplet-Based Spike Timing Dependent Plasticity Circuit Design for Three-Terminal Spintronic Synapse 689
Beomsang Yoo, Kiryong Kim, Seong-Ook Jung
Yonsei University, Korea

An Electronic Neuron with Input-Specific Spiking ..... N/A
Rebecca Lee, Alice Parker
University of Southern California, United States

A Scalable and Efficient Digital Signal Processing System for Real Time Biological Spike Detection 697
Safouane Noubir, Yannick Bornat, Bertrand Le Gal
IMS Laboratory, Bordeaux INP, University of Bordeaux, France

Towards Self-Powered and Autonomous Wearable Glucose Sensor 701
Sara S. Ghoreishizadeh[1], Despina Moschou[3], Dearbhla McBay[3], Carla Gonalez-Solino[3], Gorachand Dutta[3], Mirella Di Lorenzo[3], Ahmed Soltan[2]
[1]Imperial College London, United Kingdom; [2]Newcastle University, United Kingdom; [3]University of Bath, United Kingdom

A Functionalized Carbon Nanotube Based Electronic Nose for the Detection of Nerve Agents 705
Pierre Laquintinie[1], Abhishek Sachan[2], Jean-François Feller[2], Cyril Lahuec[1], Mickaël Castro[2], Fabrice Seguin[1], Laurent Dupont[1]
[1]IMT Atlantique, France; [2]Université Bretagne Sud, IRDL, France

A 7-Parameter Platform for Smart and Wireless Networks Monitoring on-Line Water Quality 709
Lorenzo Mezzera, Marco Carminati, Michele Di Mauro, Andrea Turolla, Marco Tizzoni, Manuela Antonelli
Politecnico di Milano, Italy

C1P-J Mixed Signal Circuits and Systems

Date: Wednesday, December 12, 2018
Time: 09:00 - 10:00
Room: Lobby
Chair(s): Hao Cai; *Southeast University Nanjing*

A Precise and Accurate Indoor Localization System Based on Sub-Harmonic FMCW Radar 713
Naglaa El Agroudy, Mohammed El-Shennawy, Niko Joram, Sami Ur Rehman, Frank Ellinger
Technische Universität Dresden, Germany

A Low-Power and Area-Efficient Digitally Controlled Shunt-Capacitor Delay Element for High-Resolution Delay Lines 717
Nico Angeli, Klaus Hofmann
Technische Universität Darmstadt, Germany

A Compact 6 ns Propagation Delay 200 Mbps 100 kV/μs CMR Capacitively Coupled Direction Configurable 4-Channel Digital Isolator in Standard CMOS 721
Guangda Shi[2], Renhui Yan[2], Jianxiong Xi[2], Lenian He[2], Wanxin Ding[1], Wenjie Pan[1], Zhengqing Liu[1], Feng Yang[1], Dongpo Chen[1]
[1]ChipAnalog Co. Ltd, China; [2]Zhejiang University, China

A 4th-Order Continuous-Time ΔΣ Modulator with Improved Clock Jitter Immunity Using RTZ FIR DAC 725
Ian Assom[4], Gerardo Salgado[1], Daniel O'Hare[2], Ivan O'Connell[2], Keith O'Donoghue[3]
[1]MCCI, Tyndall National Institute, Ireland; [2]MCCI, Tyndall National Institute University College Cork, Ireland; [3]Qualcomm Inc, Ireland; [4]Tyndall National Institute, University College Cork, Ireland

ADC Resolution for Simultaneous Reception of Two Signals with High Dynamic Range 729
Baptiste Laporte-Fauret[2], Guillaume Ferré[2], Dominique Dallet[2], Bryce Minger[1], Loïc Fuché[1]
[1]Thales, France; [2]University of Bordeaux, Bordeaux INP, IMS Laboratory, France

Direct Digital Frequency Synthesis Design Methodology for Optimized Spurs / Jitter Performances 733
Grégory Darcheville[3], Cyril Voillequin[1], Jean-Baptiste Bégueret[2]
[1]Thales Communications & Security, France; [2]University of Bordeaux, IMS Laboratory, France; [3]University of Bordeaux/Thales Communications & Security, France

Digital Acquisition Chain for the Upgrade of the CERN SPS Beam Position Monitor 737
Irene Degl'Innocenti[2], Luca Fanucci[2], Joel Albertone[1], Andrea Boccardi[1], Thierry Bogey[1], Carla Moran Guizan[1], Manoel Barros Marin[1], Athanasios Topaloudis[1], Manfred Wendt[1]
[1]CERN, Switzerland; [2]Università di Pisa, Italy

C1P-K Digital Circuits and Systems

Date: Wednesday, December 12, 2018
Time: 09:00 - 10:00
Room: Lobby
Chair(s): Rouwaida Kanj; *American University of Beirut*

Hardware Implementation of a Chaotic Pseudo Random Number Generator Based on 3D Chaotic System Without Equilibrium 741
Maisam Jalilian[1], Arash Ahmadi[2], Majid Ahmadi[2]
[1]Kermanshah Azad University, Iran; [2]University of Windsor, Canada

An Efficient Approach for Neural Network Architecture 745
Kasem Khalil, Omar Eldash, Ashok Kumar, Magdy Bayoumi
University of Louisiana at Lafayette, United States

Connected Component Analysis for Traffic Sign Recognition Embedded Processing Systems 749
Fanny Spagnolo, Stefania Perri, Fabio Frustaci, Pasquale Corsonello
University of Calabria, Italy

Designing Fast Convolutional Engines for Deep Learning Applications 753
Fanny Spagnolo, Stefania Perri, Fabio Frustaci, Pasquale Corsonello
University of Calabria, Italy

Exploring RSA Performance Up to 4096-Bit for Fast Security Processing on a Flexible Instruction Set Architecture Processor 757
Grégory Calegari Marchesan[1], Nelson R. Weirich Junior[1], Eduardo Capellari Culau[1], Iaçanã I. Weber[1], Fernando Gehm Moraes[2], Everton Carara[1], Leonardo Londero de Oliveira[1]
[1]Federal University of Santa Maria, Brazil; [2]Pontifícia Universidade Católica do Rio Grande do Sul, Brazil

Secure Admission of Applications in Many-Cores 761
Luciano Caimi[1], Vinicius Fochi[2], Fernando Gehm Moraes[2]
[1]Federal University of Fronteira Sul, Brazil; [2]Pontifícia Universidade Católica do Rio Grande do Sul, Brazil

An Asynchronous Fixed Priority Arbiter for High Througput Time Correlated Single Photon Counting Systems 765
Timothé Turko[1], Wilfried Uhring[1], Foudil Dadouche[1], Laurent Fesquet[2]
[1]ICube, UMR 7357, Université de Strasbourg and CNRS, France; [2]TIMA Laboratory, UMR 5159, Université de Grenoble Alpes, France

Simplified Deep-Learning-Based Decoders for Linear Block Codes 769
Emanouel Kavvousanos, Vassilis Paliouras, Ioannis Kouretas
University of Patras, Greece

Evaluating Serialization for a Publish-Subscribe Based Middleware for MPSoCs 773
Jean Carlo Hamerski[1], Anderson Domingues[2], Fernando Gehm Moraes[2], Alexandre Amory[2]
[1]Instituto Federal de Educação Ciencia e Tecnologia do Rio Grande do Sul, Brazil; [2]Pontifícia Universidade Católica do Rio Grande do Sul, Brazil

A Radix-4 Partial Product Generation-Based Approximate Multiplier for High-Speed and Low-Power Digital Signal Processing 777
Xiaoting Sun, Yi Guo, Zhenhao Liu, Shinji Kimura
Waseda University, Japan

C2L-A Wake-up Radios: Circuits, Systems, and Applications

Date: Wednesday, December 12, 2018
Time: 10:00 - 11:30
Room: Amphi B - Bordeaux
Chair(s): Olivier Berder; *Univ Rennes, CNRS, IRISA*
Matthieu Gautier; *Univ Rennes, CNRS, IRISA*

Using Bluetooth Low Energy to Trigger an Ultra-Low Power FSK Wake-Up Receiver 781
Paul Gavrikov[5], Pascal Verboket[3], Tolgay Ungan[1], Markus Müller[4], Matthias Lai[4], Christian Schindelhauer[6], Leonhard Reindl[2], Thomas Wendt[5]
[1]endiio Engineering GmbH, Germany; [2]IMTEK, Germany; [3]IMTEK and endiio Engineering GmbH, Germany; [4]NewTec GmbH, Germany; [5]Offenburg University, Germany; [6]University of Freiburg, Germany

Efficiency of Orthogonal Codes for Quasi-Passive Wake-Up Radio Receivers Using Frequency Footprint IDs 785
Mark Widmaier[1], Florin Hutu[1], Guillaume Villemaud[2]
[1]INSA Lyon, Germany; [1]INSA Lyon, France; [2]Université Claude-Bernard Lyon 1, INSA Lyon, Inria, France

Benefits of Joint Optimization of Tunable Wake-Up Radio Architecture and Protocols 789
Mickael Maman, Dominique Morche, Baudouin Martineau, Clement Jany, Ivan Miro-Panades, Anthony Quelen, Franck Badets, Edith Beigné
Université Grenoble Alpes / CEA-Leti, France

Nanowatt Wake-Up Radios: Discrete-Components and Integrated Architectures 793
Alessia Elgani[3], Michele Magno[1], Francesco Renzini[3], Luca Perilli[3], Eleonora Franchi Scarselli[3], Antonio Gnudi[3], Roberto Canegallo[2], G. Ricotti[2], Luca Benini[1]
[1]ETH Zürich, Switzerland; [2]STMicroelectronics, Italy; [3]University of Bologna, Italy

Adaptive Relaying for Wireless Sensor Networks Leveraging Wake-Up Receiver 797
Nour El Hoda Djidi, Antoine Courtay, Matthieu Gautier, Olivier Berder
Université de Rennes 1, CNRS, IRISA, France

C2L-B Data Converters

Date: Wednesday, December 12, 2018
Time: 10:00 - 11:30
Room: E1 - St Emilion
Chair(s): Chadi Jabbour; *Telecom Paristech*
Manel Ben Romdhane; *SupCom Tunis*

Redundant SAR ADCs with Split-Capacitor DAC 801
Antonio Lopez-Angulo, Antonio Gines, Eduardo Peralias, Adoracion Rueda
Instituto de microelectronica de Sevilla, Spain

Optimal NTF Zero Placement in MASH VCO-ADCs with Higher Order Noise Shaping 805
Eric Gutierrez[1], Luis Hernandez[1], Susana Paton[1], Pieter Rombouts[2]
[1]Carlos III University of Madrid, Spain; [2]Ghent University, Belgium

A Novel Multi-Bit Sigma-Delta Modulator Using an Integrating SAR Noise-Shaped Quantizer 809
Ruben Garvi, Enrique Prefasi
Carlos III University of Madrid, Spain

A 12-Bit 3GS/s Current Steering DAC with SODEM Method ..... N/A
Xuan Guo, Lei Zhou, Danyu Wu, Jian Luan, Dong Wang, Huasen Liu, Hanbo Jia, Jin Wu, Xinyu Liu
Institute of Microelectronics of Chinese Academy of Sciences, China

A Low-Power 2nd-Order Delta-Sigma ADC with an Inverter-Based Zero-Crossing Detector 817
Dong-Jick Min[2], Sun Youl Choi[1], Jae Hoon Shim[2]
[1]Hanwha Systems, Korea; [2]Kyungpook National University, Korea

C2L-C RF Front-End and Low Noise Amplifiers

Date: Wednesday, December 12, 2018
Time: 10:00 - 11:30
Room: E2 - Petrus
Chair(s): Ramesh Harjani; *University of Minnesota*
Igor Filanovsky; *University of Alberta*

A 2.4Ghz IEEE 802.15.6 Compliant 1.52nJ/Bit TX & 1.32nJ/Bit RX Multiband Transceiver for Low Power Standards 821
Mustafijur Rahman[1], Ramesh Harjani[2]
[1]Intel Labs, United States; [2]University of Minnesota, United States

Input Integrated Matching in RF LNA with Inductive Degeneration in Low-Power Regime 825
Michele Spasaro, Domenico Zito
Aarhus University, Denmark

A Fast Switchable and Band-Tunable 5-7.5 GHz LNA in 45 nm CMOS SOI Technology for Multi-Standard Wake-Up Radios 829
Rui Ma, Martin Kreißig, Frank Ellinger
Technische Universität Dresden, Germany

A Study on Extending fT in TIIMCA LNA Topology 833
Andreas Ely, Michele Spasaro, Domenico Zito
Aarhus University, Denmark

Built-in Oscillation-Based Self-Testing of a 2.4 GHz LNA in 0.35µm CMOS 837
Hendrik Nel[2], Tinus Stander[2], Fortunato Carlos Dualibe[1]
[1]Université de Mons, Belgium; [2]University of Pretoria, South Africa

C2L-D Energy Efficient Design: Approximate and In-Memory Computing

Date: Wednesday, December 12, 2018
Time: 10:00 - 11:30
Room: F1 - Sauternes

Can Approximate Computing Reduce Power Consumption on FPGAs? 841
Jorge Echavarria, Katja Schütz, Andreas Becher, Stefan Wildermann, Jürgen Teich
Friedrich-Alexander-Universität Erlangen-Nürnberg, Germany

Approximate Computing Methods for Embedded Machine Learning 845
Ali Ibrahim[3], Mario Osta[3], Mohamad Alameh[3], Moustafa Saleh[3], Hussein Chible[1], Maurizio Valle[2]
[1]Lebanese University, Lebanon; [2]University of Genoa, Italy; [3]University of Genova, Italy

Quality-Scalable Approximate LMS Filter **849**
Darjn Esposito, Gennaro Di Meo, Davide De Caro, Antonio Strollo, Ettore Napoli
University of Napoli Federico II, Italy

Logic-in-Memory Architecture for Min/Max Search **853**
Marco Vacca[2], Yaswanth Tavva[1], Anupam Chattopadhyay[1], Andrea Calimera[2]
[1]Nanyang Technological University, Singapore; [2]Politecnico di Torino, Italy

C2L-E Bio-medical Circuits

Date: Wednesday, December 12, 2018
Time: 10:00 - 11:30
Room: F2 - Giscours
Chair(s): Bernabé Linares-Barranco; *Instituto de Microelectrónica de Sevilla*
Sara Ghoreishizadeh; *Imperial College*

Advances and Open Challenges for Integrated Circuits Detecting Bio-Molecules **857**
Marco Carminati[3], Roland Thewes[4], Jacob Rosenstein[1], Hoi-Jun Yoo[2]
[1]Brown University, United States; [2]KAIST, Korea; [3]Politecnico di Milano, Italy; [4]Technical University Berlin, Germany

A VCO-Based ADC with Relaxation Oscillator for Biomedical Applications **861**
Olaitan Olabode[1], Antti Ontronen[2], Vishnu Unnikrishnan[1], Marko Kosunen[1], Jussi Ryynänen[1]
[1]Aalto University, Finland; [2]Murata Electronics Oy, Finland

Current Mode Communication Scheme for Subretinal Implants with 8mV RMS Wire Potential **865**
Henning Schütz[3], Denis Djekic[2], Stefan Gambach[1], Hans Kaim[1], Raphael Steinhoff[1], Albrecht Rothermel[1]
[1]Institute of Microelectronics, University of Ulm, Germany; [2]Institute of Smart Sensors, University of Stuttgart, Germany; [3]University of Ulm, Germany

Autonomous Readout ASIC with 169dB Input Dynamic Range for Amperometric Measurement **869**
Wei Onn Ting, Sara S. Ghoreishizadeh
Imperial College London, United Kingdom

A Fully Integrated Fuzzy Logic Algorithm for Ischemic Heartbeat Classification **873**
Gisela De La Fuente-Cortes[2], Jose Alejandro Diaz-Mendez[2], Victor Rodolfo Gonzalez-Diaz[1]
[1]Benemérita Universidad Autónoma de Puebla, Mexico; [2]National Institute of Astrophysics, Optics and Electronics, Mexico