

2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2018)

**Bordeaux, France
9-12 December 2018**



**IEEE Catalog Number: CFP18773-POD
ISBN: 978-1-5386-9116-8**

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18773-POD
ISBN (Print-On-Demand):	978-1-5386-9116-8
ISBN (Online):	978-1-5386-9562-3

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

ICECS 2018 Table of Contents

A3L-A Single Photon Detectors

Date: Monday, December 10, 2018
 Time: 11:00 - 12:30
 Room: Amphi B - Bordeaux
 Chair(s): Nicola Massari; *Fondazione Bruno Kessler*

3D-Stacked CMOS SPAD Image Sensors: Technology and Applications 1

Edoardo Charbon, Claudio Bruschini, Myung-Jae Lee
École Polytechnique Fédérale de Lausanne, Switzerland

A Novel Sub-10 Ps Resolution TDC for CMOS SPAD Array 5

Vincenzo Sesta, Federica Villa, Enrico Conca, Alberto Tosi
Politecnico di Milano, Italy

Transient Response of a 0.35µm CMOS SPAD with Thick Absorption Zone 9

Bernhard Goll, Michael Hofbauer, Bernhard Steindl, Horst Zimmermann
Technische Universität Wien, Austria

A Triple Integration Timing Scheme for SPAD Time of Flight Imaging Sensors in 130 nm CMOS 13

Daniel Morrison², Simon Kennedy², Dennis Delic¹, Mehmet Rasit Yuce², Jean-Michel Redouté²

¹Defence Science & Technology Group, Australia; ²Monash University, Australia

2×192 Pixel CMOS SPAD-Based Flash LiDAR Sensor with Adjustable Background Rejection 17

Maik Beer¹, Charles Thattil¹, Jan Haase¹, Werner Brockherde¹, Rainer Kokozinski²

¹Fraunhofer IMS, Germany; ²University Duisburg-Essen, Germany

A3L-B Power Amplifiers

Date: Monday, December 10, 2018
 Time: 11:00 - 12:30
 Room: E1 - St Emilion
 Chair(s): Patrick Reynaert; *KU Leuven*
 Eric Kerhervé; *Univ. Bordeaux*

A 28nm Low-Voltage Digital Power-Amplifier for QAM-256 WIFI Applications in 0.5mm² Area W/ 2D Digital-Pre-Distortion and Package Combiner 21

Antonio Passamani¹, Davide Ponton¹, Andreas Wolter², Gerhard Knoblinger¹, Andrea Bevilacqua³

¹Intel Austria GmbH, Austria; ²Intel Deutschland GmbH, Germany; ³Università degli Studi di Padova, Italy

Compact Transformerless K-Band PA with More Than 33 % PAE and 14.8 dBm Output Power in 65 nm Bulk CMOS 25

Soenke Vehring, Georg Boeck
Technische Universität Hamburg-Harburg, Germany

Design of 65-nm CMOS Transformer-Based Impedance Matching for LTE Power Amplifier Applications 29

Giap Luong¹, Eric Kerhervé¹, Jean-Marie Pham¹, Pierre Medrel²

¹IMS Bordeaux, University of Bordeaux, INP Bordeaux, France; ²XLIM, France

Augmentation of Class-E PA Reliability Under Load Mismatch Conditions 33

Jeroen Ponte, Ali Ghahremani, Maikel Huiskamp, Anne-Johan Annema, Bram Nauta
University of Twente, Netherlands

A 17.3 - 20.2 GHz Fully Integrated Linear Balanced Power Amplifier in 130nm BiCMOS Technology 37

Manuel Potéreau, Nathalie Deltimple, Anthony Ghiotto, Magali Dematos
University of Bordeaux, Bordeaux INP, IMS Research Center, France

A3L-C Clock Generation and Frequency Synthesis

Date: Monday, December 10, 2018
Time: 11:00 - 12:30
Room: E2 - Petrus
Chair(s): Owen Casha; *University of Malta*
Dimitri Galayko; *Sorbonne Université*

A 1-60 GHz 9.6 mW 0.18 V Output-Swing Static Clock Divider Circuit in 45-nm SOI CMOS	41
Sami Ur Rehman, Ali Ferchichi, Mahdi Khafaji, Corrado Carta, Frank Ellinger <i>Technische Universität Dresden, Germany</i>	
A Novel Half-Rate Dual-Response Phase Detector Implementation for a 25-28.3 Gb/s Clock and Data Recovery Circuit	45
Bortecene Terlemez ² , Burak Dundar ¹ ¹ <i>Dialog Semiconductor, Turkey</i> ; ² <i>Integrated Device Technology, Switzerland</i>	
A 25-Gb/s Low-Power Clock and Data Recovery with an Active-Stabilizing CML-CMOS Conversion.....	49
Ryosuke Noguchi, Atsuto Imajo, Toshiyuki Inoue, Akira Tsuchiya, Keiji Kishine <i>University of Shiga Prefecture, Japan</i>	
Low Power 16 Phase Ring Oscillator and PLL for Use in Sub-Ns Time Synchronization Over Ethernet.....	53
Simon Buhr, Martin Kreißig, Frank Ellinger <i>Technische Universität Dresden, Germany</i>	
A Framework for Automatic Generation of Fully Synthesizable ADPLL	57
Shinya Ubukata, Satoshi Komatsu <i>Tokyo Denki University, Japan</i>	

A3L-D Communication Systems

Date: Monday, December 10, 2018
Time: 11:00 - 12:30
Room: F1 - Sauternes
Chair(s): Guillaume Ferré; *Univ. Bordeaux*
Federico Alimenti; *University of Perugia*

Experimental 5G New Radio Integration with VLC.....	61
Lina Shi ¹ , Wei Li ³ , Xun Zhang ¹ , Yue Zhang ² , Gaojie Chen ² , Andrei Vladimirescu ¹ ¹ <i>Institut supérieur d'électronique de Paris, France</i> ; ² <i>University of Leicester, United Kingdom</i> ; ³ <i>Viavi Solutions, United Kingdom</i>	
LoRa Physical Layer Principle and Performance Analysis	65
Guillaume Ferré ² , Audrey Giremus ¹ ¹ <i>IMS Laboratory, France</i> ; ² <i>University of Bordeaux, Bordeaux INP, IMS Laboratory, France</i>	
A Novel Physical Layer Encryption Scheme to Counter Eavesdroppers in Wireless Communications.....	69
Prasidh Ramabadran ¹ , David Malone ¹ , Sidath Madhuwantha ¹ , Pavel Afanasyev ¹ , Ronan Farrell ¹ , John Dooley ¹ , Bill O'Brien ² ¹ <i>National University of Ireland, Maynooth, Ireland</i> ; ² <i>Nonlinear Systems Limited, Ireland</i>	
Hardware Design of Euclidean Projection Modules for ADMM LDPC Decoding	73
Hayfa Ben Thameur ¹ , Bertrand Le Gal ² , Nadia Khouja ¹ , Fethi Tlili ¹ , Christophe Jego ³ ¹ <i>Higher School Of Communications of Tunis, Sup'Com, Tunisia</i> ; ² <i>IMS Laboratory, Bordeaux INP, University of Bordeaux, France</i> ; ³ <i>IMS Laboratory, University of Bordeaux, Bordeaux INP, France</i>	
Interference Cancellation Architecture for Pipelined Parallel MIMO Detectors	77
Byeong Yong Kong ¹ , Jaehwan Jung ² , In-Cheol Park ¹ ¹ <i>KAIST, Korea</i> ; ² <i>Samsung Electronics, Korea</i>	

A3L-E FPGA Design

Date: Monday, December 10, 2018
Time: 11:00 - 12:30
Room: F2 - Giscours
Chair(s): Victor Dupuy; *Thales Systemes Aeroportes*

EdgeNet: SqueezeNet Like Convolution Neural Network on Embedded FPGA..... 81

Pradeep Kathirgamaraja², Kamalavasan Kamalakkannan¹, Natheesan Ratnasegar²,
Ajith Pasqual²

¹*Paraqum Technologies (Pvt) Ltd, Sri Lanka*; ²*University of Moratuwa, Sri Lanka*

Constant Matrix Multiplication with Ternary Adders 85

Martin Hardieck, Martin Kumm, Patrick Sittel, Peter Zipf
University of Kassel, Germany

From Multicore LDPC Decoder Implementations to FPGA Decoder

Architectures: a Case Study..... 89

Yann Delomier², Bertrand Le Gal¹, Jeremie Crenne¹, Christophe Jegou²

¹*IMS Laboratory, Bordeaux INP, University of Bordeaux, France*; ²*IMS Laboratory, University of Bordeaux, Bordeaux INP, France*

Permutation-Only FPGA Realization of Real-Time Speech Encryption..... 93

Mohammed F. Tolba², Wafaa S. Sayed¹, Ahmed G. Radwan³, Salwa K. Abd-El-Hafiz¹, Ahmed M. Soliman¹

¹*Cairo University, Egypt*; ²*Nanoelectronics Integrated Systems Center, Nile University, Egypt*; ³*Nile University / Cairo University, Egypt*

Parity Based in-Place FFT Architecture for Continuous Flow Applications 97

Vasileios Kitsakis¹, Elissaios Alexios Papatheofanous¹, Dionysios Reisis¹, Georgios Lentaris², Dimitrios Soudris²

¹*National and Kapodistrian University of Athens, Greece*; ²*National Technical University of Athens, Greece*

A4L-A VCO-based ADCs for Low Power Instrumentation Applications

Date: Monday, December 10, 2018
Time: 14:00 - 15:30
Room: Amphi B - Bordeaux
Chair(s): Luis Hernandez; *Carlos III University*
Pieter Rombouts; *Ghent University*

Why and How VCO-Based ADCs Can Improve Instrumentation Applications 101

Eric Gutierrez¹, Pieter Rombouts², Luis Hernandez¹

¹*Carlos III University of Madrid, Spain*; ²*Ghent University, Belgium*

All-Digital-Very-Scalable-ADC TAD Showing Scaling-Effect in 40/16nm-CMOS

Technology 105

Takamoto Watanabe
Denso Corporation, Japan

Ring Counters As Phase Accumulator in VCO-Based ADCs 109

Mark Vesterbacka², Vishnu Unnikrishnan¹

¹*Aalto University, Finland*; ²*Linköping University, Sweden*

Ring Oscillator Based Delta-Sigma ADCs 113

Mohammadhadi Danesh¹, Sanjeev Tannirkulam Chandrasekaran¹, Arindam Sanyal²

¹*State University of New York, United States*; ²*State University of New York at Buffalo, United States*

Improving the Robustness and Drift Resilience of CMOS BBPLL-Based Time-Based Sensor Interfaces..... 117

Georges Gielen, Jorge Marin, Elisa Sacco
Katholieke Universiteit Leuven, Belgium

A4L-B Bio-inspired and Bio-medical Circuits

Date: Monday, December 10, 2018

Time: 14:00 - 15:30

Room: E1 - St Emilion

Chair(s): Marco Carminati; *Politecnico di Milano*

Teresa Serrano-Gotarredona; *Instituto de Microelectrónica de Sevilla, CSIC and Univ. de Sevilla*

A CMOS Squarer Based Nonlinear Filter for Spike Detection..... 121

Julio Saldaña-Pumarica, Emilio Del-Moral-Hernandez

University of Sao Paulo, Brazil

An Integrated Sensor IBC Implant Transceiver..... 125

Assefa Teshome², Behailu Kibret¹, Daniel Lai²

¹*Monash University, Australia;* ²*Victoria University Melbourne, Australia*

An Impedance Measurement System Using Capacitively-Coupled Instrumentation Amplifier..... N/A

Ali Shamsaki, Hamidreza Rezaee-Dehsorkh, Nassim Ravanshad

Sadjad University of Technology, Iran

A Low Power Packet Detection Algorithm for FM-UWB PHY for IEEE 802.15.6 WBAN..... 133

Atef H. Bondok, Ahmed Shalaby, Mohammed S. Sayed

Egypt-Japan University of Science and Technology, Egypt

A4L-C Sensors and Sensory Circuits and Systems

Date: Monday, December 10, 2018

Time: 14:00 - 15:30

Room: E2 - Petrus

Chair(s): Manuel Dominguez-Pumar; *Universitat Politecnica de Catalunya*

Luc Hébrard; *Université de Strasbourg*

An Experimentally-Validated Verilog-A SPAD Model Extracted from TCAD Simulation..... 137

Juan Manuel López-Martínez¹, Ion Vornicu², Ricardo Carmona-Galán², ángel

Rodríguez-Vázquez²

¹*Instituto de Microelectrónica de Sevilla-CNM CSIC-Universidad de Sevilla, Spain;*

²*Instituto de Microelectrónica de Sevilla-CNM. CSIC-Universidad de Sevilla, Spain*

A New Quantum Random Generator Based on a Single Photon Position Sensitive Device..... 141

Nicola Massari, Hesong Xu

Fondazione Bruno Kessler, Italy

Analytical Compact Model for PMUTs Interfaces..... 145

Mohammed Bedier, Gwenael Bechet, Franck Badets

Université Grenoble Alpes / CEA-Leti, France

Fully Integrated CMOS-PMUT Transceiver..... 149

Iván Zamora, Eyglis Ledesma, Arantxa Uranga, Núria Barniol

Universitat Autònoma de Barcelona, Spain

A4L-D Advanced Technology for Emerging Applications

Date: Monday, December 10, 2018

Time: 14:00 - 15:30

Room: F1 - Sauternes

Chair(s): Mohammed Ismail; *Wayne State University*

Occupancy Oscillations and Electron Transfer in Multiple-Quantum-Dot Qubits and Their Circuit Representation 153

Panagiotis Giounanlis², Elena Blokhina², Dirk Leipold¹, Robert Staszewski²

¹*Equal 1.Labs, United States;* ²*University College Dublin, Ireland*

Monolithic 3D : an Alternative to Advanced CMOS Scaling, Technology Perspectives and Associated Design Methodology Challenges	157
Pascal Vivet, Sébastien Thuriès, Olivier Billoint, Sylvain Choynet, Didier Lattard, Edith Beigné, Perrine Batude <i>Université Grenoble Alpes / CEA-Leti, France</i>	
28-nm FD-SOI Dual-Port SRAM with MSB-Based Inversion Logic for Low-Power Deep Learning	161
Haruki Mori, Shintaro Izumi, Hiroshi Kawaguchi, Masahiko Yoshimoto <i>Kobe University, Japan</i>	
Low-Power Resistive Associative Processor Implementation Through the Multi-Compare	165
Hasan Yantir, Ahmed Eltawil, Fadi Kurdahi <i>University of California, Irvine, United States</i>	

A4L-E Advanced Concepts for Future Communication Systems

Date: Monday, December 10, 2018
Time: 14:00 - 15:30
Room: F2 - Giscours
Chair(s): Yann Deval; *Univ. Bordeaux*
Cristian Moreira; *NXP*

CubeSats for Future Science and Internet of Space: Challenges and Opportunities.....	169
Anna Gregorio ¹ , Federico Alimenti ² ¹ PicoSaTs s.r.l., Italy; ² University of Perugia, Italy	

A Fully-Integrated 60-GHz Voltage-Controlled Oscillator Synchronized by Optoelectronic Signal	173
Uroschanit Yodprasit ² , Marcel Kroh ¹ , Stefan Simon ¹ , Thomas Mausolf ¹ , Wolfgang Winkler ² ¹ IHP Microelectronics, Germany; ² Silicon Radar GmbH, Germany	

A 1-9 GHz Wideband Downconverter with Noise Cancellation and Gm-Boosted Transconductance Cell.....	177
Hugo Vallée ¹ , Thierry Taris ² , Thierry Mesnard ¹ , Gilles Montoriol ¹ , Xavier Hours ¹ ¹ NXP Semiconductors, France; ² University of Bordeaux, CNRS, IMS, France	

Experimental Demonstration of a 65 nm Integrated CMOS Waveform Generator for 5G Sub-6GHz Standard	181
Pierre Bisiaux ³ , Francois Rivet ² , Yoan Veyrac ¹ , Yann Deval ³ ¹ Thales Group, France; ² Université de Bordeaux, Laboratoire IMS, France; ³ University of Bordeaux, France	

Human Body Communication Channel Characterization for Leadless Cardiac Pacemakers	185
Mirko Maldari ¹ , Karima Amara ¹ , Ismael Rattalino ¹ , Chadi Jabbour ² , Patricia Desgreys ² ¹ Microport CRM, France; ² Télécom Paristech, France	

A5L-A Internet of Wine

Date: Monday, December 10, 2018
Time: 16:00 - 17:30
Room: Amphi B - Bordeaux
Chair(s): Ricardo Reis; *Universidade Federal do Rio Grande do Sul*
Magdy Bayoumi; *University of Louisiana at Lafayette*

Internet of Wine: a Low-Cost Solution for Stock Management Improvement.....	189
Mathieu Acchiardi, Jonathan Kern, Guillaume Ferré <i>ENSEIRB-MATMECA, Laboratoire IMS, France</i>	

A5L-B Video Coding

Date: Monday, December 10, 2018
Time: 16:00 - 17:30
Room: E1 - St Emilion
Chair(s): Maria Trocan; *ISEP*
Mathieu Thevenin; *CEA*

HEVC Residual Syntax Elements Generation Architecture for High-Throughput CABAC Design 193

Alessandro Via Piana Saggiorato³, Fabio Luis Livi Ramos⁵, Bruno Zatt¹, Marcelo Porto², Sergio Bampi⁴

¹*Federal University of Pelotas, Brazil*; ²*Universidade Federal de Pelotas, Brazil*;

³*Universidade Federal do Pampa, Brazil*; ⁴*Universidade Federal do Rio Grande do Sul, Brazil*; ⁵*Universidade Federal do Rio Grande do Sul/Universidade Federal do Pampa, Brazil*

On HEVC Robustness to Integer Motion Estimation Pruning 197

Luiz Henrique Cancellier, Ismael Seidel, José Luís Güntzel
Universidade Federal de Santa Catarina, Brazil

Low Area Reconfigurable Architecture for 3D-HEVC DMMs Decoder Targeting 1080p Videos 201

Gustavo Sanchez¹, Ramon Fernandes¹, Rodrigo Cataldo¹, Luciano Agostini², César Marcon¹

¹*Pontifícia Universidade Católica do Rio Grande do Sul, Brazil*; ²*Universidade Federal de Pelotas, Brazil*

Least-Squares Approximation Surfaces for High Quality Intra-Frame Prediction in Future Video Standards 205

Ramon Fernandes¹, Gustavo Sanchez¹, Rodrigo Cataldo¹, Luciano Agostini², César Marcon¹

¹*Pontifícia Universidade Católica do Rio Grande do Sul, Brazil*; ²*Universidade Federal de Pelotas, Brazil*

A5L-C Power Management and Power Converters

Date: Monday, December 10, 2018
Time: 16:00 - 17:30
Room: E2 - Petrus
Chair(s): Franck Badets; *CEA*
Giulia Di Capua; *University of Salerno*

Switched-Capacitor Voltage Buck Converter with Step-Down-Ratio and Clock-Frequency Controllers for Ultra-Low-Power IoT Devices 209

Shuto Kanzaki, Tetsuya Hirose, Hiroki Asano, Yuichiro Nakazawa, Nobutaka Kuroki, Masahiro Numa
Kobe University, Japan

An Integrated Low Drop Out Regulator with Independent Self Biasing Start Up Circuit 213

Leo Rolff, Eva Schulte Bocholt, Ralf Wunderlich, Stefan Heinen
RWTH Aachen University, Germany

Power-Supply Noise Analysis for Monolithic 3D ICs Using Electrical and Thermal Co-Simulation 217

Abhishek Koneru¹, Aida Todri-Sanial², Krishnendu Chakrabarty¹

¹*Duke University, United States*; ²*LIRMM-University of Montpellier II/CNRS, France*

Single Inductor Multiple Output Buck Converter with Auxiliary Current Source Based Control 221

Seungchul Jung, Sang Joon Kim
Samsung Advanced Institute of Technology, Korea

A5L-D Analog-to-Digital Conversion Techniques

Date: Monday, December 10, 2018
Time: 16:00 - 17:30
Room: F1 - Sauternes
Chair(s): Patricia Desgreys; *Telecom ParisTech*
Yves Mancuso; *Thales*

A Tracking Quantizer for Continuous Time Quadrature Bandpass Sigma-Delta Modulators..... 225

Tobias Saalfeld, Markus Scholl, Christoph Beyerstedt, Ralf Wunderlich, Stefan Heinen
RWTH Aachen University, Germany

StrongARM Latch Comparator Performance Enhancement by Implementing Clocked Forward Body Biasing..... 229

Abdullah Alshehri, Mohammed Al-Qadasi, Abdullah S. Almansouri, Talal Al-Attar, Hossein Fariborzi
KAUST, Saudi Arabia; KAUST, Yemen; KAUST, United States

A Novel 0.6V MCML D-Latch Topology Exploiting Dynamic Body Bias Threshold Lowering..... 233

Giuseppe Scotti², Alessandro Trifiletti², Gaetano Palumbo¹
¹*University of Catania, Italy;* ²*University of Rome La Sapienza, Italy*

A5L-E Low Power Design

Date: Monday, December 10, 2018
Time: 16:00 - 17:30
Room: F2 - Giscours
Chair(s): Mehdi Dolatshahi; *Islamic Azad University*
Leomar Soares Da Rosa; *Universidade Federal de Pelotas*

Power-Efficient and Memory-Aware Approximate Hardware Design for HEVC FME Interpolator..... 237

Wagner Penny¹, Mariana Ucker¹, Italo Machado¹, Luciano Agostini², Daniel Palomino¹, Marcelo Porto², Bruno Zatt¹
¹*Federal University of Pelotas, Brazil;* ²*Universidade Federal de Pelotas, Brazil*

A Fully Programmable eFPGA-Augmented SoC for Smart-Power Applications 241

Francesco Renzini², Davide Rossi², Eleonora Franchi Scarselli², Claudio Mucci¹, Roberto Canegallo¹
¹*STMicroelectronics, Italy;* ²*University of Bologna, Italy*

DROP: Distributed Run-Time and Power Constraint Mapping for Many-Core Systems 245

Mohammad Mohammad, Iraklis Anagnostopoulos
Southern Illinois University Carbondale, United States

Low Power and High Speed Static CMOS Digital Magnitude Comparators 249

Costas Efstathiou², Konstantinos Dimolikas¹, Christoforos Papaioannou¹, Yiorgos Tsiatouhas¹
¹*University of Ioannina, Greece;* ²*University of West Attica, Greece*

B1P-G Linear and Non-Linear Systems and Analog Circuits

Date: Tuesday, December 11, 2018
Time: 08:30 - 09:30
Room: Lobby
Chair(s): Franck Badets; *CEA*

Design of a Generalized Fractional-Order PID Controller Using Operational Amplifiers 253

Emmanuel Gonzalez¹, Vassilis Alimisis³, Costas Psychalinos³, Aleksei Tepljakov²
¹*Schindler Elevator Corporation, United States;* ²*Tallinn University of Technology, Estonia;* ³*University of Patras, Greece*

A Rectifier Circuit Using Add-Differentiate IC with a Minimal Number of CMOS Transistors	257
Izzet Cem Gökna ² , Elham Minayi ¹	
¹ Doğuş University, Turkey; ² Işık University, Turkey	
Design of a Low-Voltage EEG Detector Based on a Chopping Amplifier in CMOS 65-nm.....	261
Nathan Seutin, Hugo García-Vázquez, Alexandre Quenon, Fortunato Carlos Dualibe	
Université de Mons, Belgium	
Design of a Quasi-Linear Rail-to-Rail Delay Element with an Extended Programmable Range	265
Jordan Lee Gauci ² , Edward Gatt ² , Owen Casha ² , Giacinto De Cataldo ¹ , Ivan Grech ² , Joseph Micallef ²	
¹ INFN Bari, Italy; ² University of Malta, Malta	
Optimizing Power Consumption Vs. Linearization in CMFB Amplifiers with Source Degeneration	269
Claus Bauzá ² , Josep Maria Sánchez-Chiva ² , Jordi Madrenas ² , Daniel Fernández ¹	
¹ Nanusens S.L., Spain; ² Universitat Politècnica de Catalunya, BarcelonaTech, Spain	
A Novel Heat-Aware Write Method with Optimized Heater Material and Structure in Sub-20 nm Pram for Low Energy Operation	273
Hyun Kook Park, Tae Woo Oh, Seong-Ook Jung	
Yonsei University, Korea	
A 1.6 GHz Non-Overlap Clock Generation with Differential Clock Driver and Clock Level Shifters for GS/s Sampling Rate Pipeline ADCs.....	277
Hakan Çetinkaya ² , Ali Zeki ¹ , Alper Girgin ² , Derun Karabeyoğlu ² , Tufan Karalar ²	
¹ Girne American University, Turkey; ² Istanbul Technical University, Turkey	
A Preamplifier-Discriminator Circuit Based on a Common Gate Feedforward TIA for Fast Time Measurements Using Diamond Detectors	281
Abderrahmane Ghimouz ² , Fatah Rarbi ¹ , Laurent Gallin-Martel ¹ , Olivier Rossetto ¹	
¹ Université Grenoble Alpes, CNRS, Grenoble INP, LPSC-IN2P3, France; ² Université Grenoble Alpes, Grenoble INP, CNRS, LPSC-IN2P3, France	
Near Field Measurement Bench and on-Chip Sensor for FTB Stress Propagation Analysis.....	285
Yann Bacher ³ , Lorenzo Quazzo ¹ , Nicolas Froidevaux ³ , Henri Braquet ¹ , Gilles Jacquemod ²	
¹ Nice Sophia Antipolis University, France; ² Nice Sophia Antipolis University, Polytech'Lab, France; ³ STMicroelectronics, France	
Tunable Floating-Point for Artificial Neural Networks	289
Marta Franceschi ² , Alberto Nannarelli ¹ , Maurizio Valle ²	
¹ Technical University of Denmark, Denmark; ² University of Genoa, Italy	
Performance Improvement of a 2.4-GHz Multi-Stage Rectifier Using Power Optimized Waveforms.....	293
Viet-Duc Pham, Hakim Takhedmit, Laurent Cirio	
University of Paris-Est Marne-la-Vallée, France	
Power Efficient Optimization Procedure for Asynchronous Electrostatic Generators.....	297
Seyed Hossein Daneshvar ² , Mohammad Maymandi-Nejad ¹ , Mehmet Rasit Yuce ² , Jean-Michel Redouté ²	
¹ Ferdowsi University of Mashhad, Iran; ² Monash University, Australia	
Mechanical Solution for Out-of-Plane Sensitivity Enhancement of CMOS MEMS Convective Accelerometers	301
Sonia Abdellatif ¹ , Brahim Mezghani ¹ , Fares Tounisi ¹ , Frederick Mailly ² , Pascal Nouet ²	
¹ ENIS, Tunisia; ² LIRMM, France	

Study and Design of MEMS Cross-Shaped Piezoelectric Vibration Energy Harvester	305
Abdul Hafiz Alameh, Mathieu Gratuze, Alexandre Robichaud, Frederic Nabki <i>École de Technologie Supérieure, Canada</i>	

B1P-H RF Circuits and Systems

Date: Tuesday, December 11, 2018
Time: 08:30 - 09:30
Room: Lobby
Chair(s): Raafat Lababidi; *ENSTA Bretagne*

Miniaturized Onboard Electronics for Attitude Measurement of Medium Caliber Projectiles	309
Fayçal Saada, Andreas Zeiner, Kévin Meder, Laura Garcia-Gamez, Loïc Bernard <i>ISL, France</i>	

Analysis and Design of a Passive Sliding IF Mixer with a Novel Built-in Gainstep Mechanism for an Integrated 2.4 GHz RF-Receiver	313
Christoph Beyerstedt, Vahid Bonehi, Tobias Saalfeld, Markus Scholl, Ralf Wunderlich, Stefan Heinen <i>RWTH Aachen University, Germany</i>	

A 7th Derivative Gaussian Pulse Generator for IR-UWB Radar Applications in Pedestrian Detection.....	317
Xin An, Jens Wagner, Frank Ellinger <i>Technische Universität Dresden, Germany</i>	

A Novel Cross-Shaped Bandpass Filter with Reconfigurable Notch Band.....	321
Teng Cheng ² , Sut-Kam Ho ² , Kam-Weng Tam ² , Wai-Wa Choi ² , Guang-Hua Yang ¹ ¹ <i>Jinan University, China</i> ; ² <i>University of Macau, Macau</i>	

Preamble Based SNR Estimation for IEEE 802.15.4g MR-OFDM	325
Amani Aloui ² , Ons Ben Rhouma ¹ , Chiheb Rebai ¹ ¹ <i>Sup'Com, Tunisia</i> ; ² <i>Sup'Com/Gres'Com, Tunisia</i>	

2.4 GHz Reconfigurable Low Voltage and Low Power VCO Dedicated to Sensor Networks Applications.....	329
Ilana First ¹ , Andre Mariano ¹ , Polyana Lacerda ¹ , Glauber Brante ² , Oscar Gouveia Filho ¹ , Bernardo Leite ¹ ¹ <i>Universidade Federal do Paraná, Brazil</i> ; ² <i>Universidade Tecnológica Federal do Paraná, Brazil</i>	

An Integrated LC Oscillator with Self Compensation for Frequency Drift and PVT Corners Variations	333
Jigme Zangpo, Ricardo Póvoa, Jorge Guilherme, Nuno Horta <i>Instituto de Telecomunicações, Portugal</i>	

Ka-Band MMIC Variable Gain Low Noise Amplifier for Electronic Scanning Antenna.....	337
Anael Lohou ³ , David Chaimbault ³ , Benoît Lesur ³ , Alain Karas ³ , Julien Lintignat ¹ , Bernard Jarry ² ¹ <i>Université de Limoges, France</i> ; ² <i>Université de Limoges, CNRS, France</i> ; ³ <i>Zodiac Data Systems, France</i>	

Miniature Dual Band Antenna for WPT Application.....	341
Zahra Katbay ² , Mohammed Ismail ² , Rabie Jabasini ¹ , Ali Sibaie ¹ ¹ <i>AUL University, Lebanon</i> ; ² <i>Wayne State University, United States</i>	

Energy Harvesting with 2.45 GHz Rectenna for Urban Application.....	345
Achraf Waguaf ¹ , Romain Alvernhe ¹ , Ludivine Fadel ¹ , Marjorie Grzeskowiak ² ¹ <i>ENSEIRB-MATMECA, Université de Bordeaux, Laboratoire IMS, France</i> ; ² <i>Université de Paris-Est Marne-la-Vallée, France</i>	

A Single-Inductor Two-Step-Mixing Injection-Locked Frequency Divider by Four with Concurrent Tail-Injection	349
Alessandro Garghetti, Andrea Lacaita, Salvatore Levantino <i>Politecnico di Milano, Italy</i>	

Car Radar Transceiver 80GHz Design Improvements Using EM-Cosimulation Flow.....	353
Gilles Montoriol ² , Piotr Kawka ¹ , Vincent Poisson ¹ ¹ Keysight Technologies, Belgium; ¹ Keysight Technologies, France; ² NXP Semiconductors, France	

B1P-J EDA, CAD, Optimization, Test & Reliability

Date: Tuesday, December 11, 2018
Time: 08:30 - 09:30
Room: Lobby
Chair(s): Helmut Graeb; *Technical University of Munich*

Probabilistic Method for Reliability Estimation of SP-Networks Considering Single Event Transient Faults	357
Rafael Schvitz ¹ , Denis T. Franco ¹ , Leomar Rosa Jr. }, Paulo F. Butzen ² ¹ Universidade Federal de Pelotas, Brazil; ² Universidade Federal do Rio Grande do Sul, Brazil	

Use of Decoupling Cells for Mitigation of Set Effects in CMOS Combinational Gates.....	361
Marko Andjelkovic, Milan Babic, Yuanqing Li, Oliver Schrape, Milos Krstic, Rolf Kraemer <i>IHP Microelectronics, Germany</i>	

Exploring Mas to a High Level Abstraction NoC Simulation Environment	365
Gustavo Lima ³ , Nelson Traversi ³ , Diana Adamatti ³ , Graçaliz Dimuro ³ , Cristina Meinhardt ² , Eduardo Brião ¹ , Odorico Mendizabal ³ ¹ Instituto Federal do Rio Grande do Sul, Brazil; ² Universidade Federal de Santa Catarina, Brazil; ³ Universidade Federal do Rio Grande, Brazil	

Integrated ESOP Refactoring for Industrial Designs	369
Winston Haaswijk ¹ , Luca Amarù ² , Patrick Vuillod ² , Jiong Luo ² , Mathias Soeken ¹ , Giovanni De Micheli ¹ ¹ EPFL, Switzerland; ² Synopsys Inc., France; ² Synopsys Inc., United States	

A Self-Biased Schmitt Trigger for Low Power Applications.....	373
Mohammed Al-Qadasi, Abdullah Alshehri, Talal Al-Attar, Hossein Fariborzi <i>KAUST, Saudi Arabia</i>	

Design Space Exploration for Approximate Implementations of Arithmetic Data Path Primitives	377
Lukas Sekanina, Vojtech Mrazek, Zdenek Vasicek <i>Brno University of Technology, Czech Rep.</i>	

B2L-A Secure Hardware for IoT Applications

Date: Tuesday, December 11, 2018
Time: 09:30 - 11:00
Room: Amphi B - Bordeaux
Chair(s): Paris Kitsos; *Technological Educational Institute of Western Greece*

VerMI: Verification Tool for Masked Implementations.....	381
Victor Arribas, Svetla Nikova, Vincent Rijmen <i>imec-COSIC, KU Leuven, Belgium</i>	

Evaluation of Lattice-Based Signature Schemes in Embedded Systems	385
Tim Güneysu ² , Markus Krausz ¹ , Tobias Oder ¹ , Julian Speith ¹ ¹ Ruhr-Universität Bochum, Germany; ² Ruhr-Universität Bochum & DFKI, Germany	

A 4-Bit Architecture of SEED Block Cipher for IoT Applications	389
Filippos Pirpilidis ² , Lampros Pyrgas ¹ , Paris Kitsos ¹	
¹ Industrial Systems Institute and TEI of Western Greece, Greece; ² TEI of Western Greece, Greece	
Energy-Efficient Masking of the Trivium Stream Cipher	393
Maxime Montoya, Thomas Hiscock, Simone Bacles-Min, Anca Molnos, Jacques Fournier	
Université Grenoble Alpes / CEA-Leti, France	
Technology-Agnostic Power Optimization for AES Block Cipher	397
Kais Chibani ¹ , Adrien Facon ² , Sylvain Guilley ³ , Youssef Souissi ¹	
¹ Secure-IC S.A.S, France; ² Secure-IC S.A.S & École Normale Supérieure, France;	
³ Secure-IC S.A.S & École Normale Supérieure & TELECOM ParisTech, France	

B2L-B Components, Circuits and Systems with Magnetic Emphasis

Date: Tuesday, December 11, 2018
Time: 09:30 - 11:00
Room: E1 - St Emilion
Chair(s): Nicola Femia; *Università di Salerno*
Elena Blokhina; *University College Dublin*

Modeling of Stepped Air-Gap Ferrite Inductors in Switching Power Supplies	401
Kateryna Stoyka, Giulia Di Capua, Nicola Femia	
University of Salerno, Italy	
Novel Approach to Modelling Electromechanical Coupling and Testing its Self-Consistency in Micro-Scale Kinetic Electromagnetic Energy Harvesters.....	405
Andrii Sokolov ² , Dhiman Mallick ¹ , Saibal Roy ¹ , Michael Peter Kennedy ² , Elena Blokhina ²	
¹ Tyndall National Institute, Ireland; ² University College Dublin, Ireland	
On 60 GHz Solid-State Transformers Designed in 65 nm CMOS Technology	409
Igor Filanovsky	
University of Alberta, Canada	
High-Accuracy Wireless 6DOF Magnetic Tracking System Based on FEM Modeling	413
David Alejandro Fernandez Guzman ¹ , Enrico Macrelli ² , Danilo Demarchi ² , Marco Crepaldi ¹	
¹ Istituto Italiano di Tecnologia, Italy; ² Politecnico di Torino, Italy	
Hysteretic Regulators with Partially-Saturated Inductors	417
Nicola Femia, Giulia Di Capua	
University of Salerno, Italy	

B2L-C Reliability and Fault Detection

Date: Tuesday, December 11, 2018
Time: 09:30 - 11:00
Room: E2 - Petrus
Chair(s): Mathieu Thevenin; *CEA*
Yvon Savaria; *Polytechnique Montréal*

FTNoCSim: a New Simulation Platform for Evaluating Network-on-Chip Reliability	421
Nassima Kadri, Ala Eddine Yahiaoui, Mohamed Mehdi Kandi, Mouloud Koudil	
Laboratoire des Méthodes de Conception des Systèmes, Algeria	
A Domain-Specific Language for Automated Fault Injection in SystemC Models.....	425
Douglas Lohmann ¹ , Alexis Huf ¹ , Djones Lettnin ¹ , Frank Siqueira ¹ , José Luís Güntzel ²	
¹ Federal University of Santa Catarina, Brazil; ² Universidade Federal de Santa Catarina, Brazil	

A Novel Sizing Method Aiming Security Against Differential Power Analysis	429
Vitor G. Lima, Plínio Finkenauer, Vinícius Camargo, Felipe Marques, Leomar Júnior, Rafael Soares <i>Federal University of Pelotas, Brazil</i>	
The Suitability of the SPR-MP Method to Evaluate the Reliability of Logic Circuits.....	433
Matheus F. Pontes ² , Paulo F. Butzen ² , Rafael B. Schvitz ¹ , Leomar S. Rosa Jr ¹ , Denis T. Franco ¹ ¹ <i>Universidade Federal de Pelotas, Brazil</i> ; ² <i>Universidade Federal do Rio Grande do Sul, Brazil</i>	
Reliability Analysis of the SPARC V8 Architecture via Fault Trees and UPPAL-SMC.....	437
Marwan Ammar ¹ , Ghaith Bany Hamad ¹ , Otmane Ait Mohamed ¹ , Yvon Savaria ² ¹ <i>Concordia University, Canada</i> ; ² <i>Polytechnique Montreal, Canada</i>	
B2L-D Wide-band Amplification Techniques	
Date:	Tuesday, December 11, 2018
Time:	09:30 - 11:00
Room:	F1 - Sauternes
Chair(s):	Patrick Reynaert; <i>KU Leuven</i> Didier Belot; <i>CEA-LETI</i>
A Compact 5 GHz Lumped-Element Wilkinson Power Combiner on 28 nm Bulk CMOS	441
Matthew Love ² , Mury Thian ² , Floris van der Wilt ¹ , Koen van Hartingsveldt ¹ , Kave Kianush ¹ ¹ <i>Catena Microelectronics B.V., Netherlands</i> ; ² <i>Queen's University Belfast, United Kingdom</i>	
A Broadband 13 Vpp 40% PAE Stacked Line Driver in 28 nm Bulk CMOS	445
Jan Cools ¹ , Thibaut Gurné ² , Patrick Reynaert ¹ ¹ <i>KU Leuven, Belgium</i> ; ² <i>Nokia Bell Labs, Belgium</i>	
Wide-Band Active Tunable Phase Shifter Using Improved Non-Foster Circuit	449
Saadou Almokdad ² , Raafat Lababidi ² , Marc Le Roy ² , Sawsan Sadek ¹ , André Perennec ² , Denis Le Jeune ² ¹ <i>Lebanese University / Institute University of Technology, Lebanon</i> ; ² <i>Université de Brest (UBO)-Ensta Bretagne, Lebanon</i> ; ² <i>Université de Brest (UBO)-Ensta Bretagne, France</i>	
Automated Synthesis of 1.5-5 GHz SiGe BiCMOS Differential Amplifiers Loaded on Resistive and Complex-Impedance Terminations	453
Andrey Kokolov, Leonid Babak, Dmitriy Zhabin, Feodor Sheyerman, Alexey Drozdov <i>Tomsk State University of Control Systems and Radio-electronics, Russia</i>	
A Current Balanced Multi-Phase Class-D Amplifier for Wideband Supply Modulator.....	457
Jiawen Hu, Liu Chen, Yifei Hu <i>Shanghai Exceleration Semiconductor Ltd., China</i>	

B2L-E Voltage Controlled Oscillators

Date: Tuesday, December 11, 2018
Time: 09:30 - 11:00
Room: F2 - Giscours
Chair(s): Chadi Jabbour; *Telecom Paristech*
Dominique Delbecq; *NXP*

80 GHz VCO with Slow-Wave Coplanar Stripline Synthesized Differential Inductor..... 461

Ekta Sharma³, Emmanuel Pistono¹, Philippe Ferrari², Sylvain Bourdel¹
¹IMEP-LaHC, Grenoble Institute of Engineering, France; ²TIMA, Grenoble Institute of Engineering, France; ³Université Grenoble Alpes, CNRS, Grenoble Institute of Engineering, IMEP-LaHC, France

A Highly Linear Ring Oscillator for VCO-Based ADCs in 65-nm CMOS 465

Leidy Mabel Alvero-Gonzalez², Eric Gutierrez¹, Luis Hernandez¹
¹Carlos III University of Madrid, Spain; ²University Carlos III, Spain

A Fully Integrated Sub-GHz Inductor-Less VCO with a Frequency Doubler 469

Ningcheng Gaoding, Jean-Francois Bousquet
Dalhousie University, Canada

Current-Reuse RF LC-VCO Design for Autonomous Connected Objects..... 473

Fayrouz Haddad³, Imen Ghorbel², Wenceslas Rahajandraibe³, Mourad Loulou², Abdelhalim Slimane¹
¹Centre de Développement des Technologies Avancées, Algeria; ²ENIS, Tunisia; ³IM2NP, France

B3L-D The Desperate Designer and the Embedded System Security

Date: Tuesday, December 11, 2018
Time: 11:00 - 12:30
Room: F1 - Sauternes
Chair(s): Lilian Bossuet; *Université de Lyon*

Open Platform Systems Under Scrutiny: a Cybersecurity Analysis of the Device Tree 477

Dimitrios Tychalas¹, Michail Maniatakos²
¹New York University, United States; ²New York University Abu Dhabi, U.A.E.

Enabling Secure MPSoC Dynamic Operation Through Protected Communication 481

Siavoosh Payandeh Azad¹, Behrad Niazmand¹, Gert Jervan¹, Johanna Sepulveda²
¹Tallinn University of Technology, Estonia; ²Technische Universität München, Germany

Machine Learning for Security: the Case of Side-Channel Attack Detection at Run-Time 485

Maria Mushtaq⁴, Ayaz Akram³, Muhammad Khurram Bhatti², Maham Chaudhry², Muneeb Yousaf², Umer Farooq¹, Vianney Lapotre⁴, Guy Gogniat⁴
¹Dhofar University, Oman; ²Information Technology University, Pakistan; ³University of California, United States; ⁴University of South Brittany, France

DVFS As a Security Failure of TrustZone-Enabled Heterogeneous SoC 489

El Mehdi Benhane, Lilian Bossuet
Université Jean Monnet, Laboratoire Hubert Curien, France

Challenges and Examples of in-situ Memory Content Extraction Techniques..... 493

Franck Courbon
University of Cambridge, United Kingdom

B3L-E Low Power Analog Blocks

Date: Tuesday, December 11, 2018

Time: 11:00 - 12:30

Room: F2 - Giscours

Chair(s): Salvatore Pennisi; *Universita di Catania*
Fayrouz Haddad; *IM2NP*

Ultra-Low Power Amplifiers for IoT Nodes 497

Alfio Dario Grasso, Salvatore Pennisi
University of Catania, Italy

A Low Power CMOS gm-C Polyphase Filter for Low-IF GPS Receiver 501

Siamak Delshadpour
NXP Semiconductors, United States

Design of CMOS OTAs with Settling-Time Constraints 505

Gianluca Giustolisi¹, Gaetano Palumbo²
¹*Università degli Studi di Catania, Italy*; ²*University of Catania, Italy*

Current-Mode Temperature Compensation for a Differential Logarithmic Amplifier in 180nm BiCMOS 509

Yannick Wenger², Bernd Meinerzhagen³, Akbar Ghazinour¹
¹*NXP Semiconductors, Germany*; ²*NXP Semiconductors/TU Braunschweig, Germany*; ³*Technische Universität Braunschweig, Germany*

B4L-D Memory Management Schemes

Date: Tuesday, December 11, 2018

Time: 14:00 - 15:30

Room: F1 - Sauternes

Chair(s): El Mostapha Aboulhamid; *Université de Montreal*
Iraklis Anagnostopoulos; *Southern Illinois University Carbondale*

Slicing FIFOs for on-Chip Memory Bandwidth Exhaustion 513

Mattis Hasler, Robert Wittig, Emil Matuš, Gerhard Fettweis
Technische Universität Dresden, Germany

Isolation-Safe Speculative Access Control for Hardware Transactional Memory 517

Tomoki Tajimi¹, Masaki Hayashi¹, Yuki Futamase¹, Ryota Shioya³, Masahiro Goshima², Tomoaki Tsumura¹
¹*Nagoya Institute of Technology, Japan*; ²*National Institute of Informatics, Japan*; ³*University of Tokyo, Japan*

Memory-Aware Tiles Workload Balance Through Machine-Learnt Complexity Reduction for HEVC 521

Iago Storch¹, Bruno Zatt¹, Luciano Agostini², Guilherme Correa¹, Daniel Palomino¹
¹*Federal University of Pelotas, Brazil*; ²*Universidade Federal de Pelotas, Brazil*

Hardware Aspects of Long Short Term Memory 525

Ioannis Kouretas, Vassilis Paliouras
University of Patras, Greece

An Analysis and a Solution of False Conflicts for Hardware Transactional Memory 529

Yuki Futamase¹, Masaki Hayashi¹, Tomoki Tajimi¹, Ryota Shioya³, Masahiro Goshima², Tomoaki Tsumura¹
¹*Nagoya Institute of Technology, Japan*; ²*National Institute of Informatics, Japan*; ³*University of Tokyo, Japan*

B4L-E Modeling, Analysis and Synthesis of Non-Linear Circuits and Systems

Date: Tuesday, December 11, 2018
Time: 14:00 - 15:30
Room: F2 - Giscours
Chair(s): Ronald Tetzlaff; *Technical University of Dresden*
Didier Belot; *CEA-LETI*

Computation of Topological Entropy of Finite Representations of Maps 533

Zbigniew Galias
AGH University of Science and Technology, Poland

Analog-Based Compressive Sensing of Multichannel Neural Signals: Systematic Design Approaches 537

Fereidoon Hashemi Noshahr, Mohamad Sawan
Polytechnique Montreal, Canada

CNNs with Bistable-Like Non-Volatile Memristors: a Novel Mem-Computing Paradigm for the IoT Era 541

Alon Ascoli¹, Yiannis Messaris¹, Ronald Tetzlaff¹, Leon Ong Chua²
¹*Technische Universität Dresden, Germany*; ²*University of California, Berkeley, United States*

Modeling of Memristors Under Sinusoidal Excitations with Various Frequencies 545

Bartłomiej Garda, Zbigniew Galias
AGH University of Science and Technology, Poland

Accurate PCM Crosspoint Emulator and its Use on Eigenvalues Calculation 549

Anastasios Petropoulos, Theodore Antonakopoulos
University of Patras, Greece

B5L-A Emerging Nanoscale Devices for Neuromorphic Computing

Date: Tuesday, December 11, 2018
Time: 15:30 - 17:00
Room: Amphi B - Bordeaux
Chair(s): Teresa Serrano-Gotarredona; *Instituto de Microelectrónica de Sevilla, CSIC and Univ. de Sevilla*

Use of Magnetoresistive Random-Access Memory As Approximate Memory for Training Neural Networks 553

Nicolas Locatelli, Adrien Francis Vincent, Damien Querlioz
Université Paris-Sud, France

Verilog-A Model of Ferroelectric Memristors Dedicated to Neuromorphic Design 557

Charly Meyer¹, André Chanthbouala², Soren Boyn², Jean Tomas¹, Vincent Garcia², Manuel Bibes², Stéphane Fusil², Julie Grollier², Sylvain Saïghi¹
¹*Université de Bordeaux, France*; ²*Université Paris-Sud, Université Paris-Saclay, France*

Metal Oxide Resistive Memory (OxRAM) and Phase Change Memory (PCM) As Artificial Synapses in Spiking Neural Networks 561

Elisa Vianello¹, Denys R. B. Ly¹, Selina La Barbera¹, Thomas Dalgaty¹, Niccolò Castellani¹, Gabriele Navarro¹, Guillauma Bourgeois¹, A. Valentian¹, Etienne Nowak¹, Damien Querlioz²
¹*Université Grenoble Alpes / CEA-Leti, France*; ²*Université Paris-Sud, Université Paris-Saclay, C2N, France*

A Purely Digital Memristor Emulator Based on a Flux-Charge Model 565

Oscar Camps², Mohamad Moner Al Chawa², Carol de Benito², Miquel Roca², Stavros G. Stavrinides¹, Rodrigo Picos², Leon Ong Chua³
¹*International Hellenic University, Greece*; ²*Universitat de les Illes Balears, Spain*; ³*University of California, Berkeley, United States*

Scene Context Classification with Event-Driven Spiking Deep Neural Networks 569

Pablo Negri³, Miguel Soto¹, Bernabe Linares-Barranco², Teresa Serrano-Gotarredona¹

¹IMSE-CNM, Spain; ²IMSE-CNM-CSIC, Spain; ³UBA-COCINET, Argentina

B5L-B Transistor Level Design and Simulation Techniques

Date: Tuesday, December 11, 2018

Time: 15:30 - 17:00

Room: E1 - St Emilion

Chair(s): Andrea Calimera; *Politecnico di Torino*

Impact of Near-Threshold and Variability on 7nm FinFET XOR Circuits..... 573

Fabio Silva², Cristina Meinhardt¹, Ricardo Reis²

¹Universidade Federal de Santa Catarina, Brazil; ²Universidade Federal do Rio Grande do Sul, Brazil

10T and 8T Full Adders Based on Ambipolar XOR Gates with SB-FinFETs 577

Talha Canan², Savas Kaya², Avinash Kodi², Hao Xin³, Ahmed Louri¹

¹George Washington University, United States; ²Ohio University, United States;

³University of Arizona, United States

Exploring Multi-Level Design to Mitigate Variability and Radiation Effects on 7nm FinFET Logic Cells..... 581

Leonardo Heitich Brendler², Alexandra Zimpeck², Cristina Meinhardt¹, Ricardo Reis²

¹Universidade Federal de Santa Catarina, Brazil; ²Universidade Federal do Rio Grande do Sul, Brazil

High Density GC-eDRAM Design in 16nm FinFET 585

Amir Shalom, Robert Gitterman, Adam Teman

Bar-Ilan University, Israel

Configurable Multi-Port Dynamic Bitcell with Internal Refresh Mechanism 589

Roman Golman, Robert Gitterman, Adam Teman

Bar-Ilan University, Israel

B5L-C Energy Harvesting and Power Converters

Date: Tuesday, December 11, 2018

Time: 15:30 - 17:00

Room: E2 - Petrus

Chair(s): Ming Zhang; *University of Paris Sud*

Thierry Taxis; *Univ. Bordeaux*

Kinetic Energy Harvesting for the IoT: Perspectives and Challenges for the Next Decade.....) - ' 591

Dimitri Galayko², Armine Karami², Philippe Basset¹, Elena Blokhina³

¹ESIEE Paris, Université Paris Est, France; ²Sorbonne Université, France; ³University College Dublin, Ireland

Energy-Efficient Start-Up Power Management for Batteryless Biomedical Implant Devices..... 597

Kaung Oo Htet, Jinwei Zhao, Rami Ghannam, Hadi Heidari

University of Glasgow, United Kingdom

A Single-Inductor Dual-Output (SIDO) DC-DC Converter for Implantable Medical Devices in 180nm Standard CMOS Process..... 601

Pei-Chun Liao, Yi-Lun Chen, Po-Hung Chen

Institute of Electronics, National Chiao Tung University, Taiwan

A Clock Boosted Charge Pump with Reduced Rise Time 605

Andrea Ballo², Gianluca Giustolisi¹, Alfio Dario Grasso², Gaetano Palumbo²

¹Università degli Studi di Catania, Italy; ²University of Catania, Italy

B5L-D Analog Techniques

Date: Tuesday, December 11, 2018

Time: 15:30 - 17:00

Room: F1 - Sauternes

Chair(s): Salvatore Pennisi; *Università di Catania*
Igor Filanovsky; *University of Alberta*

Vector Matrix Multiplication Using Crossbar Arrays: a Comparative Analysis 609

Hussein Assaf, Yvon Savaria, Mohamad Sawan
Polytechnique Montreal, Canada

Design and Synthesis of Arbitrary Group Delay Filters for Integrated Analog Signal Processing 613

João Alberto de França Ferreira, Emilie Avignon-Meseldzija, Pietro Maris Ferreira, Philippe Bénabès
CentraleSupélec, France

Complex Ladder Filter Realizations 617

Kenneth Martin
Granite SemiCom Inc., Canada

B5L-E Optimization Techniques for Circuits and Systems

Date: Tuesday, December 11, 2018

Time: 15:30 - 17:00

Room: F2 - Giscours

Chair(s): Victor Grimblatt; *Synopsys*

Optimizing Performance of GPU Applications with SM Activity Divergence Minimization 621

Zois-Gerasimos Tasoulas, Iraklis Anagnostopoulos
Southern Illinois University Carbondale, United States

MEMS-IC Optimization Considering Design Parameters and Manufacturing Variation from Both Mechanical and Electrical Side 625

Florin Burcea, Andreas Herrmann, Bing Li, Helmut Graeb
Technical University of Munich, Germany

A Novel Quasi-Newton with Momentum Training for Microwave Circuit Models Using Neural Networks 629

Shahrazad Mahboubi, Hiroshi Ninomiya
Shonan Institute of Technology, Japan

Design-Dependent Monitors Based on Delay Sensitivity Tracking 633

Jahnavi Kasturi Rangan¹, Nasim Pour Aryan¹, Lantao Wang¹, Jens Bargfrede¹, Christian Funke¹, Helmut Graeb²
¹*Infineon Technologies AG, Germany*; ²*Technical University of Munich, Germany*

Modeling the Effect of Strong Magnetic Field on N-Type MOSFET in Strong Inversion 637

Duc-Vinh Nguyen⁴, Lucas Werling⁴, Chrystelle Po⁴, Norbert Dumas⁴, Morgan Madec⁴, Wilfried Uhring¹, Luc Hébrard⁴, Latifa Fakri-Bouchet³, Joris Pascal⁵, Youssef Wadghiri²

¹*ICube, UMR 7357, Université de Strasbourg and CNRS, France*; ²*NYU School of Medicine, United States*; ³*Université Claude Bernard Lyon 1 / CNRS, France*;

⁴*Université de Strasbourg / CNRS, France*; ⁵*University of Applied Sciences and Arts Northwestern, Switzerland*

B6P-G Young Professionals

Date: Tuesday, December 11, 2018
Time: 15:30 - 17:00
Room: Lobby
Chair(s): Manel Ben Romdhane; *SupCom Tunis*
Rémy Vauché; *Polytech' Marseille*

Neural Network Autoencoder for Change Detection in Satellite Image Time Series	641
Ekaterina Kalinicheva ² , Jérémie Sublime ² , Maria Trocan ¹	
¹ <i>Institut supérieur d'électronique de Paris, France</i> ; ² <i>LISITE-ISEP, France</i>	
Implementation of the Standardized Human Body Communications – a Feasibility Study	643
Remy Vauche ¹ , Hamza Bounaceur ¹ , Sofiane Zerenini ¹ , Nicolas Dehaese ¹ , Jean Gaubert ¹ , Herve Barthelemy ² , Valentin Gies ²	
¹ <i>Aix-Marseille University, France</i> ; ² <i>Toulon University, France</i>	
Dry Electrode Materials for Electrocardiographic Monitoring	645
Sabrina Gan ² , Remy Vauche ¹ , Jean-François Pons ² , Wenceslas Rahajandraibe ¹	
¹ <i>Aix-Marseille University, France</i> ; ² <i>Witmonki SAS, France</i>	
Comparison Between Quadrature-Modulation EPWM Transmitters with a 90° and 180° Hybrid in Physical Models	647
Tomoaki Morita, Yohtaro Umeda	
<i>Tokyo University of Science, Japan</i>	
Study of Stochastic Invertible Multiplier Designs	649
Kaito Nishino ³ , Sean Smithson ² , Noaya Onizawa ³ , Brett Meyer ² , Warren Gross ² , Hitoshi Yamagata ¹ , Hiroyuki Fujita ¹ , Takahiro Hanyu ³	
¹ <i>Canon Medical Systems Corporation, Japan</i> ; ² <i>McGill University, Canada</i> ; ³ <i>Tohoku University, Japan</i>	
Experiments of Electric Vehicle Cart Modeling, Calibration, and Optimization	651
Haruya Fujii, Lei Lin, Masahiro Fukui	
<i>Ritsumeikan University, Japan</i>	
Power-Amplifier-Inserted Transversal Filter That Recovers Quantization Noise Power by CMOS Rectifier	653
Yuto Tanaka, Yohtaro Umeda, Kyoya Takano	
<i>Tokyo University of Science, Japan</i>	
Deep Residual Learning -Based Reconstruction of Stacked Autoencoder Representation	655
Honggui Li ² , Maria Trocan ¹	
¹ <i>Institut supérieur d'électronique de Paris, France</i> ; ² <i>Yangzhou University, China</i>	
Real-Time LED Flicker Detection and Mitigation: Architecture and FPGA-Implementation	657
Nicolai Behmann, Holger Blume	
<i>Leibniz University Hannover, Germany</i>	
Adaptive Compressed Sensing Image Reconstruction Using Binary Measurement Matrices	659
Ali Akbari ¹ , Marco Trevisi ² , Maria Trocan ¹	
¹ <i>Institut supérieur d'électronique de Paris, France</i> ; ² <i>Universidad de Sevilla, Spain</i>	

C1P-G Signal Processing

Date: Wednesday, December 12, 2018

Time: 09:00 - 10:00

Room: Lobby

Chair(s): Antoine Frappé; *University of Lille*

Fast Design of Reliable, Flexible and High-Speed AWGN Architectures with High Level Synthesis 661

Yann Delomier², Bertrand Le Gal¹, Jeremie Crenne¹, Christophe Jegou²

¹IMS Laboratory, Bordeaux INP, University of Bordeaux, France; ²IMS Laboratory, University of Bordeaux, Bordeaux INP, France

Parallel Robust Absolute Orientation on FPGA for Vision and Robotics..... 665

Nikolaos Dimou¹, Manolis Lourakis¹, Georgios Lentaris³, Dimitrios Soudris³, Dionysios Reisis²

¹Institute of Computer Science, Foundation for Research and Technology, Greece;

²National and Kapodistrian University of Athens, Greece; ³National Technical University of Athens, Greece

Underdetermined Direction of Arrival Estimation by Sum and Difference Composite Co-Array 669

Sho Iwazaki, Koichi Ichige

Yokohama National University, Japan

Layer Skip Learning Using LARS Variables for 39% Faster Conversion Time and Lower Bandwidth 673

Yuki Miyauchi², Haruki Mori², Tetsuya Youkawa², Kazuki Yamada², Shintaro Izumi², Masahiko Yoshimoto², Hiroshi Kawaguchi², Atsuki Inoue¹

¹Fujitsu Laboratories Ltd, Japan; ²Kobe University, Japan

Low-Complexity Feature Extraction Unit for "Wake-on-Feature" Speech Processing..... 677

Simon Lecoq², Jean Le Bellego², Angel Gonzalez¹, Benoit Larras¹, Antoine Frappé¹

¹IEMN - ISEN Lille, France; ²ISEN Lille, France

C1P-H Bio-electronics Circuits and Systems

Date: Wednesday, December 12, 2018

Time: 09:00 - 10:00

Room: Lobby

Chair(s): Sara Ghoreishizadeh; *Imperial College*

Teresa Serrano-Gotarredona; *Instituto de Microelectrónica de Sevilla, CSIC and Univ. de Sevilla*

A Wearable Sensor Node for Detecting Atrial Fibrillation Using Real-Time Digital Signal Processing 681

Tuukka Panula, Tero Hurnanen, Jarno Tuominen, Matti Kaisti, Juho Koskinen, Mikko

Pänkäälä, Tero Koivisto

University of Turku, Finland

Dual Ring Prototype Electronic System for the Small Animal Fast Insert for MRI 685

Robert Becker¹, Alfred Buck⁸, Volker Commichau¹, Diogo Di Calafiori¹, Günther Dissertori¹, Lubomir Djambazov¹, Afroditi Eleftheriou⁸, Peter Fischer⁶, Mikiko Ito², Parisa Khateri¹, Werner Lustermann², Josep F. Oliver⁴, Christian Ritzer¹, Michael Ritzert⁶, Ulf Röser¹, Markus Rudin¹, Ilaria Sacco⁵, Paola Solevi³, Charalampos Tsoumpas⁷, Geoffrey Warnock⁸, Bruno Weber⁸, Matthias Wyss⁸, Agnieszka Zagożdżńska-Bochenek²

¹ETH Zürich, Switzerland; ²ETHZ Eidgenoessische Technische Hochschule Zuerich, Switzerland; ³Otto-von-Guericke University Magdeburg, Germany; ⁴Universitat de València, Spain; ⁵University Heidelberg, Germany; ⁶University of Heidelberg, Germany; ⁷University of Leeds, United Kingdom; ⁸University of Zürich, Switzerland

Triplet-Based Spike Timing Dependent Plasticity Circuit Design for Three-Terminal Spintronic Synapse	689
Beomsang Yoo, Kiryong Kim, Seong-Ook Jung <i>Yonsei University, Korea</i>	
An Electronic Neuron with Input-Specific Spiking.....	B#5
Rebecca Lee, Alice Parker <i>University of Southern California, United States</i>	
A Scalable and Efficient Digital Signal Processing System for Real Time Biological Spike Detection	697
Safouane Noubir, Yannick Bornat, Bertrand Le Gal <i>IMS Laboratory, Bordeaux INP, University of Bordeaux, France</i>	
Towards Self-Powered and Autonomous Wearable Glucose Sensor	701
Sara S. Ghoreishizadeh ¹ , Despina Moschou ³ , Dearbhla McBay ³ , Carla Gonzalez-Solino ³ , Gorachand Dutta ³ , Mirella Di Lorenzo ³ , Ahmed Soltan ² ¹ <i>Imperial College London, United Kingdom;</i> ² <i>Newcastle University, United Kingdom;</i> ³ <i>University of Bath, United Kingdom</i>	
A Functionalized Carbon Nanotube Based Electronic Nose for the Detection of Nerve Agents	705
Pierre Laquintinie ¹ , Abhishek Sachan ² , Jean-François Feller ² , Cyril Lahuec ¹ , Mickaël Castro ² , Fabrice Seguin ¹ , Laurent Dupont ¹ ¹ <i>IMT Atlantique, France;</i> ² <i>Université Bretagne Sud, IRDL, France</i>	
A 7-Parameter Platform for Smart and Wireless Networks Monitoring on-Line Water Quality	709
Lorenzo Mezzera, Marco Carminati, Michele Di Mauro, Andrea Turolla, Marco Tizzoni, Manuela Antonelli <i>Politecnico di Milano, Italy</i>	

C1P-J Mixed Signal Circuits and Systems

Date: Wednesday, December 12, 2018
Time: 09:00 - 10:00
Room: Lobby
Chair(s): Hao Cai; *Southeast University Nanjing*

A Precise and Accurate Indoor Localization System Based on Sub-Harmonic FMCW Radar	713
Naglaa El Agroudy, Mohammed El-Shennawy, Niko Joram, Sami Ur Rehman, Frank Ellinger <i>Technische Universität Dresden, Germany</i>	
A Low-Power and Area-Efficient Digitally Controlled Shunt-Capacitor Delay Element for High-Resolution Delay Lines	717
Nico Angeli, Klaus Hofmann <i>Technische Universität Darmstadt, Germany</i>	
A Compact 6 ns Propagation Delay 200 Mbps 100 kV/μs CMR Capacitively Coupled Direction Configurable 4-Channel Digital Isolator in Standard CMOS	721
Guangda Shi ² , Renhui Yan ² , Jianxiong Xi ² , Lenian He ² , Wanxin Ding ¹ , Wenjie Pan ¹ , Zhengqing Liu ¹ , Feng Yang ¹ , Dongpo Chen ¹ ¹ <i>ChipAnalog Co. Ltd, China;</i> ² <i>Zhejiang University, China</i>	
A 4th-Order Continuous-Time ΔΣ Modulator with Improved Clock Jitter Immunity Using RTZ FIR DAC	725
Ian Assom ⁴ , Gerardo Salgado ¹ , Daniel O'Hare ² , Ivan O'Connell ² , Keith O'Donoghue ³ ¹ <i>MCCI, Tyndall National Institute, Ireland;</i> ² <i>MCCI, Tyndall National Institute University College Cork, Ireland;</i> ³ <i>Qualcomm Inc, Ireland;</i> ⁴ <i>Tyndall National Institute, University College Cork, Ireland</i>	

ADC Resolution for Simultaneous Reception of Two Signals with High Dynamic Range	729
Baptiste Laporte-Fauret ² , Guillaume Ferré ² , Dominique Dallet ² , Bryce Minger ¹ , Loïc Fuché ¹	
¹ Thales, France; ² University of Bordeaux, Bordeaux INP, IMS Laboratory, France	
Direct Digital Frequency Synthesis Design Methodology for Optimized Spurs / Jitter Performances	733
Grégory Darcheville ³ , Cyril Voillequin ¹ , Jean-Baptiste Béguet ²	
¹ Thales Communications & Security, France; ² University of Bordeaux, IMS Laboratory, France; ³ University of Bordeaux/Thales Communications & Security, France	
Digital Acquisition Chain for the Upgrade of the CERN SPS Beam Position Monitor	737
Irene Degl'Innocenti ² , Luca Fanucci ² , Joel Albertone ¹ , Andrea Boccardi ¹ , Thierry Bogey ¹ , Carla Moran Guizan ¹ , Manoel Barros Marin ¹ , Athanasios Topaloudis ¹ , Manfred Wendt ¹	
¹ CERN, Switzerland; ² Università di Pisa, Italy	
C1P-K Digital Circuits and Systems	
Date:	Wednesday, December 12, 2018
Time:	09:00 - 10:00
Room:	Lobby
Chair(s):	Rouwaida Kanj; American University of Beirut
Hardware Implementation of a Chaotic Pseudo Random Number Generator Based on 3D Chaotic System Without Equilibrium	741
Maisam Jalilian ¹ , Arash Ahmadi ² , Majid Ahmadi ²	
¹ Kermanshah Azad University, Iran; ² University of Windsor, Canada	
An Efficient Approach for Neural Network Architecture	745
Kasem Khalil, Omar Eldash, Ashok Kumar, Magdy Bayoumi	
University of Louisiana at Lafayette, United States	
Connected Component Analysis for Traffic Sign Recognition Embedded Processing Systems	749
Fanny Spagnolo, Stefania Perri, Fabio Frustaci, Pasquale Corsonello	
University of Calabria, Italy	
Designing Fast Convolutional Engines for Deep Learning Applications	753
Fanny Spagnolo, Stefania Perri, Fabio Frustaci, Pasquale Corsonello	
University of Calabria, Italy	
Exploring RSA Performance Up to 4096-Bit for Fast Security Processing on a Flexible Instruction Set Architecture Processor	757
Grégory Calejari Marchesan ¹ , Nelson R. Weirich Junior ¹ , Eduardo Capellari Culau ¹ , Iaçanã I. Weber ¹ , Fernando Gehm Moraes ² , Everton Carara ¹ , Leonardo Londero de Oliveira ¹	
¹ Federal University of Santa Maria, Brazil; ² Pontifícia Universidade Católica do Rio Grande do Sul, Brazil	
Secure Admission of Applications in Many-Cores	761
Luciano Caimi ¹ , Vinicius Fochi ² , Fernando Gehm Moraes ²	
¹ Federal University of Fronteira Sul, Brazil; ² Pontifícia Universidade Católica do Rio Grande do Sul, Brazil	
An Asynchronous Fixed Priority Arbiter for High Throughput Time Correlated Single Photon Counting Systems	765
Timothé Turko ¹ , Wilfried Uhring ¹ , Foudil Dadouche ¹ , Laurent Fesquet ²	
¹ ICube, UMR 7357, Université de Strasbourg and CNRS, France; ² TIMA Laboratory, UMR 5159, Université de Grenoble Alpes, France	

Simplified Deep-Learning-Based Decoders for Linear Block Codes	769
Emanouel Kavvousanos, Vassilis Paliouras, Ioannis Kouretas <i>University of Patras, Greece</i>	
Evaluating Serialization for a Publish-Subscribe Based Middleware for MPSoCs	773
Jean Carlo Hamerski ¹ , Anderson Domingues ² , Fernando Gehm Moraes ² , Alexandre Amory ² ¹ <i>Instituto Federal de Educação Ciencia e Tecnologia do Rio Grande do Sul, Brazil;</i> ² <i>Pontificia Universidade Católica do Rio Grande do Sul, Brazil</i>	
A Radix-4 Partial Product Generation-Based Approximate Multiplier for High-Speed and Low-Power Digital Signal Processing	777
Xiaoting Sun, Yi Guo, Zhenhao Liu, Shinji Kimura <i>Waseda University, Japan</i>	

C2L-A Wake-up Radios: Circuits, Systems, and Applications

Date: Wednesday, December 12, 2018
Time: 10:00 - 11:30
Room: Amphi B - Bordeaux
Chair(s): Olivier Berder; *Univ Rennes, CNRS, IRISA*
Matthieu Gautier; *Univ Rennes, CNRS, IRISA*

Using Bluetooth Low Energy to Trigger an Ultra-Low Power FSK Wake-Up Receiver	781
Paul Gavrikov ⁵ , Pascal Verboket ³ , Tolgay Ungan ¹ , Markus Müller ⁴ , Matthias Lai ⁴ , Christian Schindelhauer ⁶ , Leonhard Reindl ² , Thomas Wendt ⁵ ¹ <i>endiio Engineering GmbH, Germany;</i> ² <i>IMTEK, Germany;</i> ³ <i>IMTEK and endiio Engineering GmbH, Germany;</i> ⁴ <i>NewTec GmbH, Germany;</i> ⁵ <i>Offenburg University, Germany;</i> ⁶ <i>University of Freiburg, Germany</i>	
Efficiency of Orthogonal Codes for Quasi-Passive Wake-Up Radio Receivers Using Frequency Footprint IDs	785
Mark Widmaier ¹ , Florin Hutu ¹ , Guillaume Villemaud ² ¹ <i>INSA Lyon, Germany;</i> ¹ <i>INSA Lyon, France;</i> ² <i>Université Claude-Bernard Lyon 1, INSA Lyon, Inria, France</i>	
Benefits of Joint Optimization of Tunable Wake-Up Radio Architecture and Protocols	789
Mickael Maman, Dominique Morche, Baudouin Martineau, Clement Jany, Ivan Miro-Panades, Anthony Quelen, Franck Badets, Edith Beigné <i>Université Grenoble Alpes / CEA-Leti, France</i>	
Nanowatt Wake-Up Radios: Discrete-Components and Integrated Architectures	793
Alessia Elgani ³ , Michele Magno ¹ , Francesco Renzini ³ , Luca Perilli ³ , Eleonora Franchi Scarselli ³ , Antonio Gnudi ³ , Roberto Canegallo ² , G. Ricotti ² , Luca Benini ¹ ¹ <i>ETH Zürich, Switzerland;</i> ² <i>STMicroelectronics, Italy;</i> ³ <i>University of Bologna, Italy</i>	
Adaptive Relaying for Wireless Sensor Networks Leveraging Wake-Up Receiver.....	797
Nour El Hoda Djidi, Antoine Courtay, Matthieu Gautier, Olivier Berder <i>Université de Rennes 1, CNRS, IRISA, France</i>	

C2L-B Data Converters

Date: Wednesday, December 12, 2018
Time: 10:00 - 11:30
Room: E1 - St Emilion
Chair(s): Chadi Jabbour; *Telecom Paristech*
Manel Ben Romdhane; *SupCom Tunis*

Redundant SAR ADCs with Split-Capacitor DAC.....	801
Antonio Lopez-Angulo, Antonio Gines, Eduardo Peralias, Adoracion Rueda <i>Instituto de microelectronica de Sevilla, Spain</i>	

Optimal NTF Zero Placement in MASH VCO-ADCs with Higher Order Noise Shaping.....	805
Eric Gutierrez ¹ , Luis Hernandez ¹ , Susana Paton ¹ , Pieter Rombouts ²	
¹ Carlos III University of Madrid, Spain; ² Ghent University, Belgium	
A Novel Multi-Bit Sigma-Delta Modulator Using an Integrating SAR Noise-Shaped Quantizer.....	809
Ruben Garvi, Enrique Prefasi	
Carlos III University of Madrid, Spain	
A 12-Bit 3GS/s Current Steering DAC with SODEM Method	N/A
Xuan Guo, Lei Zhou, Danyu Wu, Jian Luan, Dong Wang, Huasen Liu, Hanbo Jia, Jin Wu, Xinyu Liu	
Institute of Microelectronics of Chinese Academy of Sciences, China	
A Low-Power 2nd-Order Delta-Sigma ADC with an Inverter-Based Zero-Crossing Detector	817
Dong-Jick Min ² , Sun Youl Choi ¹ , Jae Hoon Shim ²	
¹ Hanwha Systems, Korea; ² Kyungpook National University, Korea	

C2L-C RF Front-End and Low Noise Amplifiers

Date: Wednesday, December 12, 2018
Time: 10:00 - 11:30
Room: E2 - Petrus
Chair(s): Ramesh Harjani; *University of Minnesota*
Igor Filanovsky; *University of Alberta*

A 2.4Ghz IEEE 802.15.6 Compliant 1.52nJ/Bit TX & 1.32nJ/Bit RX Multiband Transceiver for Low Power Standards	821
Mustafijur Rahman ¹ , Ramesh Harjani ²	
¹ Intel Labs, United States; ² University of Minnesota, United States	
Input Integrated Matching in RF LNA with Inductive Degeneration in Low-Power Regime.....	825
Michele Spasaro, Domenico Zito	
Aarhus University, Denmark	
A Fast Switchable and Band-Tunable 5-7.5 GHz LNA in 45 nm CMOS SOI Technology for Multi-Standard Wake-Up Radios.....	829
Rui Ma, Martin Kreißig, Frank Ellinger	
Technische Universität Dresden, Germany	
A Study on Extending ft in TIIMCA LNA Topology	833
Andreas Ely, Michele Spasaro, Domenico Zito	
Aarhus University, Denmark	
Built-in Oscillation-Based Self-Testing of a 2.4 GHz LNA in 0.35µm CMOS.....	837
Hendrik Nel ² , Tinus Stander ² , Fortunato Carlos Dualibe ¹	
¹ Université de Mons, Belgium; ² University of Pretoria, South Africa	

C2L-D Energy Efficient Design: Approximate and In-Memory Computing

Date: Wednesday, December 12, 2018
Time: 10:00 - 11:30
Room: F1 - Sauternes

Can Approximate Computing Reduce Power Consumption on FPGAs?.....	841
Jorge Echavarria, Katja Schütz, Andreas Becher, Stefan Wildermann, Jürgen Teich	
Friedrich-Alexander-Universität Erlangen-Nürnberg, Germany	
Approximate Computing Methods for Embedded Machine Learning	845
Ali Ibrahim ³ , Mario Osta ³ , Mohamad Alameh ³ , Moustafa Saleh ³ , Hussein Chible ¹ , Maurizio Valle ²	
¹ Lebanese University, Lebanon; ² University of Genoa, Italy; ³ University of Genova, Italy	

Quality-Scalable Approximate LMS Filter..... 849

Darjn Esposito, Gennaro Di Meo, Davide De Caro, Antonio Strollo, Ettore Napoli
University of Napoli Federico II, Italy

Logic-in-Memory Architecture for Min/Max Search 853

Marco Vacca², Yaswanth Tavva¹, Anupam Chattopadhyay¹, Andrea Calimera²
¹*Nanyang Technological University, Singapore*; ²*Politecnico di Torino, Italy*

C2L-E Bio-medical Circuits

Date: Wednesday, December 12, 2018

Time: 10:00 - 11:30

Room: F2 - Giscours

Chair(s): Bernabé Linares-Barranco; *Instituto de Microelectrónica de Sevilla*
Sara Ghoreishizadeh; *Imperial College*

Advances and Open Challenges for Integrated Circuits Detecting Bio-Molecules..... 857

Marco Carminati³, Roland Thewes⁴, Jacob Rosenstein¹, Hoi-Jun Yoo²
¹*Brown University, United States*; ²*KAIST, Korea*; ³*Politecnico di Milano, Italy*;
⁴*Technical University Berlin, Germany*

A VCO-Based ADC with Relaxation Oscillator for Biomedical Applications 861

Olaitan Olabode¹, Antti Ontronen², Vishnu Unnikrishnan¹, Marko Kosunen¹, Jussi Ryyänänen¹
¹*Aalto University, Finland*; ²*Murata Electronics Oy, Finland*

Current Mode Communication Scheme for Subretinal Implants with 8mV RMS Wire Potential 865

Henning Schütz³, Denis Djekic², Stefan Gambach¹, Hans Kaim¹, Raphael Steinhoff¹, Albrecht Rothermel¹
¹*Institute of Microelectronics, University of Ulm, Germany*; ²*Institute of Smart Sensors, University of Stuttgart, Germany*; ³*University of Ulm, Germany*

Autonomous Readout ASIC with 169dB Input Dynamic Range for Amperometric Measurement 869

Wei Onn Ting, Sara S. Ghoreishizadeh
Imperial College London, United Kingdom

A Fully Integrated Fuzzy Logic Algorithm for Ischemic Heartbeat Classification 873

Gisela De La Fuente-Cortes², Jose Alejandro Diaz-Mendez², Victor Rodolfo Gonzalez-Diaz¹
¹*Benemérita Universidad Autónoma de Puebla, Mexico*; ²*National Institute of Astrophysics, Optics and Electronics, Mexico*