2018 IEEE/ACM Workshop on Irregular Applications: Architectures and Algorithms (IA3 2018)

Dallas, Texas, USA 12 November 2018



IEEE Catalog Number: ISBN:

CFP18A47-POD 978-1-7281-0187-3

Copyright \odot 2018 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP18A47-POD

 ISBN (Print-On-Demand):
 978-1-7281-0187-3

 ISBN (Online):
 978-1-7281-0186-6

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



2018 IEEE/ACM 8th Workshop on Irregular Applications: Architectures and Algorithms (IA3) IA3 2018

Table of Contents

zation vord vii	
Keynote 2: Versal: The new Xilinx Adaptive Compute Acceleration Platforms (ACAP) .x Kees Vissers (Xilinx)	••••
Full Papers – Artifact Evaluated	
A Block-Oriented, Parallel and Collective Approach to Sparse Indefinite Preconditioning on GPUs .1	
Software Prefetching for Unstructured Mesh Applications .1.1	••••
There are Trillions of Little Forks in the Road. Choose Wisely! - Estimating the Cost and Likelihood of Success of Constrained Walks to Optimize a Graph Pruning Pipeline .20	••••
Scale-Free Graph Processing on a NUMA Machine .28. Tanuj Kr Aasawat (University of British Columbia), Tahsin Reza (University of British Columbia), and Matei Ripeanu (University of British Columbia)	

Full Papers

A Fast and Simple Approach to Merge and Merge Sort Using Wide Vector Instructions .37
Impact of Traditional Sparse Optimizations on a Migratory Thread Architecture .45
Mix-and-Match: A Model-Driven Runtime Optimisation Strategy for BFS on GPUs .53
High-Performance GPU Implementation of PageRank with Reduced Precision Based on Mantissa Segmentation .61
Author Index 69