

2018 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2018)

**Verona, Italy
8-10 October 2018**



**IEEE Catalog Number: CFP18LSI-POD
ISBN: 978-1-5386-4757-8**

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18LSI-POD
ISBN (Print-On-Demand):	978-1-5386-4757-8
ISBN (Online):	978-1-5386-4756-1
ISSN:	2324-8432

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Preface

Message from the General Co-Chairs	i
<i>Graziano Pravadelli and Todd Austin</i>	
Message from the Program Co-Chairs	iii
<i>Nicola Bombieri and Masahiro Fujita</i>	

Organization

Organizing Committee	iv
Program Committee	vi

Keynotes

Cyber-medical systems: requirements, components, design	x
<i>Giovanni De Micheli</i>	
Re-imagining scalable system design	xi
<i>Valeria Bertacco</i>	
Computational challenges in the design automation for synthetic biology	xii
<i>Heinz Koeppl</i>	
Test and reliability challenges in the Internet of Things	xiii
<i>Yervant Zorian</i>	

Panel Session

Computation-in-memory: Hype or Hope?	xiv
<i>Said Hamdioui (Moderator), Ian O'Connor, Mehdi Tahoori, Henri-Pierre Charles and Lionel Torres</i>	

Session 1: Emerging technologies and computing paradigms

ReRAM-based in-memory computation of Galois field arithmetic	1
<i>Swagata Mandal, Debjyoti Bhattacharjee, Yaswanth Tavva and Anupam Chattopadhyay</i>	
Minimizing performance and energy overheads due to fanout in memristor based logic implementations	7
<i>Md Adnan Zaman and Srinivas Katkoori</i>	
Versatile ring-based architecture and synthesis flow for general-purpose digital microfluidic biochips	13
<i>Juinn-Dar Huang, Chia-Hung Liu and Wei-Hao Yang</i>	

Directed graph placement for SNN simulation into a multi-core GALS architecture ...	19
<i>Francesco Barchi, Gianvito Urgese, Andrea Acquaviva and Enrico Macii</i>	

Session 2: Digital architectures: NoC, multi- and many-core, hybrid, and reconfigurable

Traffic aware deflection rerouting mechanism for mesh network on chip	25
<i>Simi Zerine Sleetba, John Jose, Maurizio Palesi, Rekha K. James and Mini Nair</i>	
A parallel hardware architecture for quantum annealing algorithm acceleration	31
<i>Evelina Forno, Andrea Acquaviva, Yuki Kobayashi, Enrico Macii and Gianvito Urgese</i>	
An instruction set architecture for low-power, dynamic IoT communication	37
<i>Shahzad Muzaffar and Ibrahim Elfadel</i>	

Session 3: Prototyping, verification, modeling, and simulation: from digital to analog circuits

An open-source verification framework for open-source cores: a RISC-V case study ...	43
<i>Pasquale Davide Schiavone, Ernesto Sanchez, Annachiara Ruospo, Francesco Minervini, Florian Zaruba, Germain Haugou and Luca Benini</i>	
On the rectifiability of arithmetic circuits using Craig interpolants in finite fields	49
<i>Utkarsh Gupta, Irina Iliaeva, Vikas Rao, Arpitha Srinath, Priyank Kalla and Florian Enescu</i>	
A synthesizable digital low-dropout regulator based on voltage-to-time conversion	55
<i>Naoki Ojima, Toru Nakura, Tetsuya Iizuka and Kunihiro Asada</i>	

Session 4: Variability, reliability, and test

An analysis of test solutions for COTS-based systems in space applications	59
<i>Riccardo Cantoro, Sara Carbonara, Andrea Floridia, Ernesto Sanchez, Matteo Sonza Reorda and Jan-Gerd Mess</i>	
Robust detection of bridge defects in STT-MRAM cells under process variations	65
<i>Andrés Felipe Gómez, Freddy Forero, Kaushik Roy and Victor Champac</i>	
Evaluating the impact of process variability and radiation effects on different transistor arrangements	71
<i>Leonardo H. Brendler, Alexandra L. Zimpeck, Cristina Meinhardt and Ricardo Reis</i>	
An accurate novel gate-sizing metric to optimize circuit performance under local intra-die process variations	77
<i>Zahira Perez, Hector Villacorta and Victor Champac</i>	

Session 5: Hardware security

On the effectiveness of the satisfiability attack on split manufactured circuits	83
<i>Suyuan Chen and Ranga Vemuri</i>	

Secure and compact full NTRU hardware implementation	89
<i>Konstantin Braun, Tim Fritzmann, Georg Maringer, Thomas Schamberger and Johanna Sepúlveda</i>	

Lightweight and high performance SHA-256 using architectural folding and 4-2 adder compressor	95
<i>Ming Ming Wong, Vikramkumar Pudi and Anupam Chattopadhyay</i>	

Low-budget energy sector cyberattacks via open source exploitation	101
<i>Anastasis Keliris, Charalambos Konstantinou, Marios Sazos and Michail Maniatakos</i>	

Session 6: Machine learning and emerging technologies for low-power and energy-efficient SoC design

Differential power analysis mitigation technique using three-independent-gate field effect transistors	107
<i>Edouard Giacomini and Pierre-Emmanuel Gaillardon</i>	

Energy-driven precision scaling for fixed-point ConvNets	113
<i>Valentino Peluso and Andrea Calimera</i>	

Session 7: Embedded and cyberphysical systems: architecture, design, and software

Enhancing performance of computer vision applications on low-power embedded systems through heterogeneous parallel programming	119
<i>Stefano Aldegheri, Silvia Manzato and Nicola Bombieri</i>	

An FPGA-based hardware accelerator for scene text character recognition	125
<i>Luiz Antonio De Oliveira Junior and Edna Barros</i>	

VLSI-architecture of radix-2/4/8 SISO decoder for Turbo decoding at multiple data-rates	131
<i>Rahul Shrestha and Ashutosh Sharma</i>	

Session 8: CAD: Synthesis and analysis

Two combinatorial problems on the layout of switching lattices	137
<i>Anna Bernasconi, Antonio Boffa, Fabrizio Luccio and Linda Pagli</i>	

HLS support for polymorphic parallel memories	143
<i>Luca Stornaiuolo, Marco Rabozzi, Donatella Sciuto, Marco Domenico Santambrogio, Giulio Stramondo, Catalin Bogdan Ciobanu and Ana Lucia Varbanescu</i>	

Inferential logic: a machine learning inspired paradigm for combinational circuits	149
<i>Valerio Tenace and Andrea Calimera</i>	

Special Session 1: IoT for health, wellness and personal assistance

Implantable IoT system for closed-loop epilepsy control based on electrical neuromodulation	155
<i>Reza Ranjandish and Alexandre Schmid</i>	

Mobile phones hematophagous diptera surveillance in the field using deep learning and wing interference patterns	159
<i>Marc Souchaud, Pierre Jacob, Camille Simon-Chane, Aymeric Histace, Olivier Romain, Maurice Tchuenté, and Denis Sereno</i>	
Radar for assisted living in the context of Internet of Things for health and beyond ..	163
<i>Julien Le Kernec, Francesco Fioranelli, Shufan Yang, Jordane Lorandel and Olivier Romain</i>	
A hybrid bioimpedance spectroscopy architecture for a wide frequency exploration of tissue electrical properties	168
<i>Achraf Lamlih, Philippe Freitas, Mohamed-Moez Belhaj, Vincent Kerzerho, Fabien Soulier, Serge Bernard, Tristan Rouyer, Sylvain Bonhommeau and Jérémie Salles</i>	

Special Session 2: Design understanding

Design understanding: from logic to specification	172
<i>Gorschwin Fey, Tara Ghasempouri, Swen Jacobs, Gianluca Martino, Jaan Raik and Heinz Riener</i>	

Special Session 3: Neuromorphic computing - from robust hardware architectures to testing strategies

Neuromorphic computing - from robust hardware architectures to testing strategies ..	176
<i>Lorena Anghel, Denys Ly, Giorgio Di Natale, Benoit Miramond, Elena-Ioana Vatajelu and Elisa Vianello</i>	

Special Session 4: Non-volatile emerging memories - breaking down the memory wall

Prospects for energy-efficient edge computing with integrated HfO ₂ -based ferroelectric devices	180
<i>Ian O'Connor, Mayeul Cantan, Cédric Marchand, Bertrand Vilquin, Stefan Slesazeck, Evelyn T. Breyer, Halid Mulaosmanovic, Thomas Mikolajick, Bastien Giraud, Jean-Philippe Noël, Adrian Ionescu and Igor Stolichnov</i>	
Multi-bit nonvolatile flip-flop based on NAND-like spin transfer torque MRAM	184
<i>Erya Deng, Zhaohao Wang, Wang Kang, Shaoqian Wei and Weisheng Zhao</i>	
From spintronic devices to hybrid CMOS/magnetic system on chip	188
<i>Sophiane Senni, Frederic Ouattara, Jad Modad, Kaan Sevin, Guillaume Patrigeon, Pascal Benoit, Pascal Nouet, Lionel Torres, François Duhem, Gregory Di Pendina and Guillaume Prenat</i>	
Reliable ReRAM-based logic operations for computing in memory	192
<i>Mathieu Moreau, Eloi Muhr, Marc Bocquet, Hassen Aziza, Jean-Michel Portal, Bastien Giraud and Jean-Philippe Noël</i>	

Poster Session

An ultra-low power active diode using a hysteresis common gate comparator for low-voltage and low-power energy harvesting systems	196
<i>Kaori Matsumoto, Tetsuya Hirose, Hiroki Asano, Yuto Tsuji, Yuichiro Nakazawa, Nobutaka Kuroki and Masahiro Numa</i>	
A bandwidth-aware authentication scheme for packet-integrity attack detection on trojan infected NoC	201
<i>Mubashir Hussain and Hui Guo</i>	
Upgrading QoSInNoC: efficient routing for mixed- criticality applications and power analysis	207
<i>Serhiy Avramenko, Siavoosh Payandeh Azad, Behrad Niazmand, Massimo Violante, Jaan Raik and Maksim Jenihhin</i>	
Testability of switching lattices in the stuck at fault model	213
<i>Anna Bernasconi, Valentina Ciriani and Luca Frontini</i>	
An MCTS-based framework for synthesis of approximate circuits	219
<i>Muhammad Awais, Hassan Ghasemzadeh Mohammadi and Marco Platzner</i>	
FLUTE-EM: electromigration-optimized net topology considering currents and mechanical stress	225
<i>Steve Bigalke and Jens Lienig</i>	
Meta-model based automation of properties for pre-silicon verification	231
<i>Keerthikumara Devarajegowda and Wolfgang Ecker</i>	
Cyber-physical systems integration in a production line simulator	237
<i>Stefano Centomo, Marco Panato and Franco Fummi</i>	
Key architectural optimizations for hardware efficient JPEG-LS encoder	243
<i>Yakup Murat Mert</i>	
A graph-based approach for mobile localization exploiting real and virtual landmarks .	249
<i>Florenç Demrozi, Kevin Costa, Federico Tramarin and Graziano Pravadelli</i>	
Understanding the design space of wavelength-routed optical NoC topologies for power-performance optimization	255
<i>Mahdi Tala and Davide Bertozzi</i>	
Design of latch based configurable ring oscillator PUF targeting secure FPGA	261
<i>Mahabub Hasan Mahalat, Nikhil Ugale, Rohit Shahare and Bibhash Sen</i>	
A low power keyword spotting algortihm for memory constrained embedded systems .	267
<i>Gionata Benelli, Gabriele Meoni and Luca Fanucci</i>	
Author Index	273