2018 IEEE Electrical Design of Advanced Packaging and Systems Symposium (EDAPS 2018)

Chandigarh, India 16-18 December 2018



IEEE Catalog Number: ISBN:

CFP18EDP-POD 978-1-5386-6593-0

Copyright \odot 2018 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP18EDP-POD

 ISBN (Print-On-Demand):
 978-1-5386-6593-0

 ISBN (Online):
 978-1-5386-6592-3

ISSN: 2151-1225

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



Session 1: ICs, Interposers and Systems

M-I.1. Heterogeneous SoC Integration with EMIB

Ram Viswanath, Arun Chandrasekhar, Sriram Srinivasan, Zhiguo Qian, Ravi Mahajan

M-I.2. Modeling of Through-silicon Via (TSV) with an Emdedded High-density Metal-insulator-metal (MIM) Capacitor [35] Kyunjun Cho, Youngwoo Kim, Subin Kim, Gapyeol Park, Kyungjune Son, Hyunwook Park, Seongguk Kim, Sumin Choi, Dong-Hyun Kim and Joungho Kim

M-1.3. On-chip Reference-less Clock Jitter Measurement [106] Ankur Bal, Rupesh Singh

M-I.5. CLOCK PSIJ Study under different PDN choices in LPDDR3 systems [139]

Vijay Kumar Singh, Raj Kumar Nagpal, Dinesh Kumar Sharma, Luis Simoes, Eduard Kulchinsky

Session 2: Machine Learning for System Integration

M-II.1. Predition of IC Equivalent Magnetic Dipoles Using Deep Convolutional Neural Network [188] Hanzhi Ma, Erping Li

M-II.2. Efficiency of the Perturbative Stochastic Galerkin Method for Multiple Differential PCB Lines [201] Xinglong Wu*, Flavia Grassi*, Paolo Manfredi+, Dries Vande Ginste **

M-II.3. Wafer Quality Inspection using Memristive LSTM, ANN, DNN and HTM [140] Kazybek Adam, Kamilya Smagulova, Olga Krestinskaya, Alex Pappachen James

M-II.4. Machine Learning for Fast Characterization of Magnetic Logic Devices [62]
Arun Kaintura *, Kyle Foss*, Ivo Couckuyt*, Tom Dhaene*, Odysseas Zografos+, Adrien Vaysset+, Bart Soree+

M-II.5. Preliminary Application of Deep Learning to Design Space Exploration [210] Kallol Roy, Hakki Torun Mert, Madhavan Swaminathan

Session 3 - Modeling and Simulation

M-III.1. Contemporary On-chip System Modeling using FDTD in Low Power Regime [193] Yash Agrawal*, Rajeevan Chandel+, Mekala Girish**, Rutu Parekh*

M-III.2. Signal and Power Integrity Analysis of DDR4 Address Bus of Onboard Memory Module [85] Anil Kumar Pandey

M-III.3. Crosstalk Analysis for Rough Copper Interconnects in Ternary Logic [126] Sunil Pathania*, Somesh Kumar+, Rohit Sharma*

M-III.4. Rational Function Approximation of Parallel Coupled line Interconnects in RF Applications [98] Vrinda K, N. S. Murty, Dhanesh G. Kurup

M-III.5. LIM Algorithms for Diodes and Branch Capacitors [91] Jose Schutt-Aine*, Patrick Goh+

Session 4 - Poster/Interactive Session

P-I.1. Design of Ultra wide band Monopole Antenna with Band rejection Capability Using Minkowski Fractal Curve [109] Balaka Biswas*, Ayan Karmakar+

P-I.2. Study of Series-series Topology for Suppressing Electromagnetic Interference (EMI) for Digital TV Wireless Power Transfer (WPT) Systems [213]

 ${\sf Mumpy \, Das, \, Seungtaek \, Jeong \, , \, Boogyo \, Sim \, , \, Seongsoo \, Lee, \, Seokwoo \, Hong, \, Youngwoo \, Kim, \, Joungho \, Kim, \, Joungho$

P-I.3. A Methodology for distributed Co-design and Co-extraction of Die Re-distribution Layer and Package [159] Ashish Gupta, Abhishek Bhattacharya, Vansh Mohan, Ayush Singh, Ritabrata Bhattacharya and Vikas Aggarwal

P-I.4. Power Supply Noise Coupling Mitigation across High Speed Serial Links [53] Manjunath J, Mukesh Moorthy

P-I.5. Impact of Integrated Circuit Packaging on Synaptic Dynamics of Memristive Devices [150] Aidana Irmanova, Grant Ellis, Alex Pappachen James

P-I.6. Impact of Via Stub Position on High Speed Serial Links [181]

Vijendera Kumar, Sukumar Muthusamy, Sanjay Kumar, Mallikarjun Vasa, Gowri Anand, Bhyrav Mutnury

P-I.8. A New Compact Dual-Polarized Integrated Antenna Array for 2G/3G/4G/LTE Base Station Applications [8] Huashan Luan, Hong-Li Peng, Jun-Fa Mao

P-I.9. Power Delivery Network Design Strategy for Next Generation High Speed IO [102] Mukesh Moorthy, Manjunath J

P-I.10. Phase Change Material Compact Model: Validation and Sensitivity as Thermal Interface Material [180] Javed Shaikh*, Je-Young Chang+, Weihua Tang+

P-I.11. PDN design and sensitivity analysis using synthesized models in DDR SI/PI co-simulations [87] Javid Mohamed, Selman Ozbayat, Gerardo Romo Luevano, Tim Michalka

P-I.12. Modeling of Mixed CNT Bundle for Sub-threshold Interconnects [143] Ashish Singh, Rohit Dhiman, Rajeevan Chandel

P-I.13. Signal Integrity Analysis on High-Density Silicon Interposer Package Technology for Next Generation Applications [174]

Surender Singh, Ashish Gupta

P-I.14. A Study on Radiation characteristics of GSM Band Diversity Antenna using different types of Mobile Hand-set Casing [196]

G. Shrikanth Reddy, Ankita Deo

Session 5: Power Delivery Networks

T-l.1. Simulation Based Impedance Characterization of PDN in High Performance Multi-chip HTCC Packages for Avionics [29] Akash Dang+, Shiva Prasad Jilla*, Krishan Kumar+, Gurvinder Singh+, Rohit Sharma**, Atanu Mukerji*

T-I.2. Multipin Optimization of Decoupling Capacitors on Practical Printed Circuit Structures [65] Ihsan Erdin*, Ram Achar+

T-I.3. Method to Model Input Ripple Voltage in Multi-Domain Fully Integrated Voltage Regulators [103] Srinivasan Govindan**,*, Dipanjan Gope*, Krishna Bharath+, Srikrishnan Venkataraman**

T-I.4. Analysis of electrical power in IBM POWER9 direct-attached memory subsystem [204] Anil Lingambudi1, Michael Pardeik, Sharath Manujath, Wiren Becker

T-I.5. A Quick Assessment of Nonlinearity in Power Delivery Networks [70] Vijender Kumar Sharma*, Jai Narayan Tripathi+, Hitesh Shrimali*

Session 6 - Panel: Emerging Technologies

Panelists:

- * Ram Viswanath (Intel) Advanced Packaging
- * Taranjit Kukal (Cadence) Chip-Package-System/EDA
- * Prashanth Rao (Mathworks) Machine learning Tool Box for Design
- * Naresh Kumar (Tektronix) Measurements/Test
- * Jai Pollayil (Ansys) Multi-physics/EDA

Session 7: Poster/Interactive Session 2

P-II.1. Enhancing Shielding Effectiveness of EMI Film using Fiber Type Conductive Structure [74] JaeHeung Ye+, Hai Au Huynh+, JungJe Bang*, Min Park*, JaeDeok Lim*, SoYoung Kim+

P-II.2. Package Level Radio Frequency Interference Shielding Structure using Via Array [157] Hai Au Huynh, Yongbong Han, Hoang Van Nguyen, SoYoung Kim

P-II.3. A Shortest Path Algorithm for 3D Integrated Circuit TSV Assignment [90] Aman Soni, Sahil Deshmukh, Somesh Kumar

P-II.4. Transient and Crosstalk Analysis of Doped and Dielectric Inserted MLGNR Interconnects [192] Haritha Yeleti*, Mekala Girish Kumar*, Rajeevan Chandel**, Yash Agrawal

P-II.5. Power Delivery Network Optimization in High-Speed BGA Package [151] Rohit Mishra, Zakir Husain, Ramanand Hegde

P-II.6. Reduced Graphene Oxide Based Resistive Liquid Level Sensor [46]

Vaishakh Kedambaimoole*, Pavithra B*, Neelotpala Kumar+, Athulya Babu**, Vijay Shirhatti*, Suresh Nuthalapati*, Manjunath Nayak*, Dinesh N S*, Konandur Rajanna*

P-II.7. Noise Coupling Analysis from High Voltage Capacitor Discharging Circuit in an Electronic Safety and Arming Device [179] Hyungmin Kang, Dong-Hyun Kim, Subin Kim, Seokwoo Hong, Shinyoung Park, and Joungho Kim

P-II.8. Extension of EMPSIJ Method for Substrate Noise Induced Jitter: an Inverter Case Study [209] Vijender Kumar Sharma+, Jai Narayan Tripathi*, Hitesh Shrimali+

P-II.9. A novel on-chip mismatch measurement technique for Nyquist rate ADCs [107] Ankur Bal, Vikram Singh

P-II.10. Preeminent Buffer Insertion Technique For Long Advanced On-Chip Graphene Interconnects [208] Takshashila Pathade, Urmi Shah, Yash Agrawal, Rutu Parekh

Session 8: Electromagnetic Radiation and Interference

T-II.1. Crosstalk and EMI Reduction using enhanced Guard trace technique [217] Ranjul Balakrishnan, Shanto Alex Thomas, Sujit Sharan

T-II.2. Impact of SMT Connector Pads on High Speed Serial Links [158] Chang-Hsien Chen, Ching-Huei Chen, Chun-Lin Liao, Bhyrav Mutnury

T-II.3. A meandered loop antenna-in-package with parasitic structure at 2.4 GHz [111] Archana S, M Bhaskar

T-II.4. Comparison and Application of Two Approaches Extracting Equivalent Dipole Arrays of an IC from Measured Near-Field Magnitude Data [176]

Kyungjin Kwak*, Jingook Kim*, Tae-il Bae+, Kichul Hong+, Hyungsoo Kim+

T-II.5. Non-Periodic Flipped-SIR EBG for Dual-band SSN Mitigation in 2-Layer PCB [47]

Yu-Cong Wang*, Hao-Wei Chan*, Hsin-Chan Hsieh+, Ying-Hsi Lin+, Wen-Shan Wang+, Shih-Hung Wang+, Ruey-Beei Wu*

Session 9: Advanced Interconnects

T-III.1. Impact of MWCNT Radii on the Performance of Nano Regime Interconnects [130] Amit Kumar, Brajesh Kumar Kaushik

T-III.2. A Novel Stripline Inductive Compensation Technique on High speed IO Packages [76] Kavitha Nagarajan, Aruna Bathini, , Ling Li Ong, Anoop Karunan, Si Guan Lee

T-III.3. Variability-Aware Performance Assessment of Multi-Walled Carbon Nanotube Interconnects using a Predictor-Corrector Polynomial Chaos Scheme [34]

Sakshi Bhatnagar, Amanda Merkley, Rena Berdine, Yingheng Li, Sourajeet Roy

Session 8: Electromagnetic Radiation and Interference

T-II.1. Crosstalk and EMI Reduction using enhanced Guard trace technique [217] Ranjul Balakrishnan, Shanto Alex Thomas, Sujit Sharan

T-II.2. Impact of SMT Connector Pads on High Speed Serial Links [158] Chang-Hsien Chen, Ching-Huei Chen, Chun-Lin Liao, Bhyrav Mutnury

T-II.3. A meandered loop antenna-in-package with parasitic structure at 2.4 GHz [111] Archana S, M Bhaskar

T-II.4. Comparison and Application of Two Approaches Extracting Equivalent Dipole Arrays of an IC from Measured Near-Field Magnitude Data [176]

Kyungjin Kwak*, Jingook Kim*, Tae-il Bae+, Kichul Hong+, Hyungsoo Kim+

T-II.5. Non-Periodic Flipped-SIR EBG for Dual-band SSN Mitigation in 2-Layer PCB [47]

Yu-Cong Wang*, Hao-Wei Chan*, Hsin-Chan Hsieh+, Ying-Hsi Lin+, Wen-Shan Wang+, Shih-Hung Wang+, Ruey-Beei Wu*

Session 9: Advanced Interconnects

T-III.1. Impact of MWCNT Radii on the Performance of Nano Regime Interconnects [130] Amit Kumar, Brajesh Kumar Kaushik

T-III.2. A Novel Stripline Inductive Compensation Technique on High speed IO Packages [76] Kavitha Nagarajan, Aruna Bathini, , Ling Li Ong, Anoop Karunan, Si Guan Lee

T-III.3. Variability-Aware Performance Assessment of Multi-Walled Carbon Nanotube Interconnects using a Predictor-Corrector Polynomial Chaos Scheme [34]

Sakshi Bhatnagar, Amanda Merkley, Rena Berdine, Yingheng Li, Sourajeet Roy