

2018 International SoC Design Conference (ISOCC 2018)

**Daegu, South Korea
12 – 15 November 2018**



**IEEE Catalog Number: CFP1869E-POD
ISBN: 978-1-5386-7961-6**

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP1869E-POD
ISBN (Print-On-Demand):	978-1-5386-7961-6
ISBN (Online):	978-1-5386-7960-9
ISSN:	2163-9612

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

12-BIT 20M-S/S SAR ADC USING C-R DAC AND CAPACITOR CALIBRATION	1
<i>Eunji Youn ; Young-Chan Jang</i>	
CURRENT FEEDBACK-BASED HIGH LOAD CURRENT LOW DROP-OUT VOLTAGE REGULATOR IN 65NM CMOS TECHNOLOGY	3
<i>Melody Teoh ; Sotoudeh Hamed-Hagh</i>	
DYNAMIC VOLTAGE DROP INDUCED PATH DELAY ANALYSIS FOR STV AND NTV CIRCUITS DURING AT-SPEED SCAN TEST	7
<i>Hyunggoy Oh ; Heetae Kim ; Sangjun Lee ; Sungho Kang</i>	
A MULTI-FAULT DYNAMIC COMPACTION TECHNIQUE FOR TEST PATTERN COUNT REDUCTION	9
<i>Bo-Yi Li ; Jiun-Lang Huang</i>	
A TEST METHODOLOGY FOR NEURAL COMPUTING UNIT	11
<i>Minho Cheong ; Ingeol Lee ; Sungho Kang</i>	
AN EFFECTIVE APPROACH FOR BUILDING LOW-POWER GENERAL ACTIVITY-DRIVEN CLOCK TREES	13
<i>Chen-Hsien Lin ; Shih-Hsu Huang ; Wei-Kai Cheng</i>	
FAST STEADY-STATE THERMAL ANALYSIS	15
<i>Lih-Yih Chiou ; Chun-Hao Chang ; Liang-Ying Lu ; Wei-Hsuan Yang ; Yeong-Jar Chang ; Juin-Ming Lu</i>	
A RULE-OF-THUMB CONDITION TO AVOID LARGE HRS CURRENT IN RERAM CROSSBAR ARRAY DESIGN	17
<i>Yelim Youn ; Kwangmin Kim ; Byungsub Kim</i>	
SPIN ORBIT TORQUE-RAM WRITE ENERGY REDUCTION WITH SELF-VERIFICATION SCHEME	19
<i>Taehwan Kim ; Jongsun Park</i>	
2-D FAILURE BITMAP COMPRESSION USING LINE FAULT MARKING METHOD	21
<i>Keewon Cho ; Young-Woo Lee ; Sungyoul Seo ; Sungho Kang</i>	
DIAGNOSIS OF RESISTIVE NONVOLATILE-8T SRAMS	23
<i>Yu-Ting Li ; Jin-Fu Li ; Chun-Lung Hsu ; Chi-Tien Sun</i>	
RELIABILITY OPTIMIZATION OF RERAM ARCHITECTURE USING HETEROGENEOUS ERROR CORRECTING CODE SCHEME	25
<i>Kwangjin Lee ; Tae Hee Han</i>	
A DIGITAL $\Sigma\Delta$ MODULATED CLASS-S TRANSMITTER WITH TWO-STEP UP-CONVERSION AND FILTER-LESS FRONT END	27
<i>Pan Xue ; Haijun Shao ; Dan Fang ; Gan Guo ; Wei Che ; Zhiliang Hong</i>	
A NOVEL HIGH PRECISION SDR-BASED POSITIONING SYSTEM	34
<i>G. Piccinini ; G. Avitabile ; G. Coviello ; C. Talarico</i>	
IMPLEMENTATION OF SYSTOLIC CO-PROCESSOR FOR DEEP NEURAL NETWORK INFERENCE BASED ON SOC	36
<i>Erwin Setiawan ; Trio Adiono</i>	
APPROXIMATE ADDER GENERATION FOR IMAGE PROCESSING USING CONVOLUTIONAL NEURAL NETWORK	38
<i>Ryuta Ishida ; Toshinori Sato ; Tomoaki Ukezono</i>	
DESIGN OF A GENERIC SECURITY INTERFACE FOR RISC-V PROCESSORS AND ITS APPLICATIONS	40
<i>Hyunyoung Oh ; Junmo Park ; Myonghoon Yang ; Dongil Hwang ; Yunheung Paek</i>	
CONVOLUTIONAL NEURAL NETWORK ACCELERATOR WITH RECONFIGURABLE DATAFLOW	42
<i>Myungwoo Oh ; Chaeun Lee ; Sanghun Lee ; Youngho Seo ; Sunwoo Kim ; Jooho Wang ; Chester Sungchung</i>	
NOVEL LOW POWER FINFET SRAM CELL DESIGN WITH BETTER READ AND WRITABILITY FOR CACHE MEMORY	44
<i>Shreyash Patel ; Youngbae Kim ; Ken Choi</i>	
LOW COST HARDWARE IMPLEMENTATION OF LEA-128 ENCRYPTION USING BIT- SERIAL TECHNIQUE	46
<i>Byungjun Choi ; Bohun Kim ; Jongsun Park</i>	

A COST-EFFECTIVE HIGH ACCURACY AUTO-TRIMMING SYSTEM WITHOUT TESTER CONSTRAINT FOR LOW-END EMBEDDED FLASH MEMORY	48
<i>Junichi Suzuki ; Junichi Yamashita ; Masami Hanyu ; Masamichi Ido ; Tatsuya Saito ; Yasuhiro Nakashima ; Masanori Hayashikoshi ; Yukiyooshi Kiyota</i>	
INTEGRATION OF RETENTION-AWARE REFRESH AND BISR TECHNIQUES FOR DRAM REFRESH POWER REDUCTION	50
<i>Wei-Kai Cheng ; Jian-Kai Chen ; Shih-Hsu Huang</i>	
STUDY ON INTEL CPU-FPGA ARCHITECTURE: SECURITY PERSPECTIVE.....	52
<i>Jinyong Lee</i>	
A 13.56 MHZ ACTIVE RECTIFIER WITH SELF-SWITCHING COMPARATOR FOR WIRELESS POWER TRANSFER SYSTEMS	54
<i>Yingfei Xiang ; Yu Wang ; C.-J. Richard Shi</i>	
1.6-PPM/ °C REFERENCE VOLTAGE GENERATOR WITH PSRR OF -93DB BASED ON THRESHOLD VOLTAGE DIFFERENCE OF LVT AND SVT DEVICES	60
<i>Behnam Samadpoor Rikan ; Hamed Abbasizadeh ; Reza E. Rad ; Arash Hejazi ; Kang Yoon Lee</i>	
A 4.86 μW/CHANNEL FULLY DIFFERENTIAL MULTI-CHANNEL NEURAL RECORDING SYSTEM.....	68
<i>Taeju Lee ; Ji-Hyoung Cha ; Su-Hyun Han ; Seong-Jin Kim ; Minkyu Je</i>	
TAPERED-RATIO COMPRESSION FOR RESIDUAL NETWORK.....	72
<i>Sungbum Kang ; Joonsang Yu ; Kiyoun Choi</i>	
SEGMENTATION-BASED DISPARITY REFINEMENT	74
<i>Gyujin Bae ; Young Hwan Kim</i>	
HUMAN VISUAL ATTENTION ANALYSIS-BASED IMAGE SEGMENTATION USING COLOR HISTOGRAM.....	76
<i>Ho Sub Lee ; Young Hwan Kim</i>	
A REAL-TIME TRACKING ALGORITHM FOR HUMAN FOLLOWING MOBILE ROBOT.....	78
<i>Tsung-Han Tsai ; Chia-Hsiang Yao</i>	
DRIVABLE AREA DETECTION METHOD CAPABLE OF DISTINGUISHING VEGETATION AREA ON COUNTRY ROAD	80
<i>Sangjae Lee ; Byungin Moon</i>	
ON-CHIP MEMORY OPTIMIZATION OF HIGH EFFICIENCY ACCELERATOR FOR DEEP CONVOLUTIONAL NEURAL NETWORKS	82
<i>Tzu-Yi Lai ; Kuan-Hung Chen</i>	
PERFORMANCE METRICS OF INEXACT MULTIPLIERS BASED ON APPROXIMATE 5:2 COMPRESSORS.....	84
<i>Lavanya Maddiseti ; Jvr Ravindra</i>	
EXPLOITING CONFIGURABILITY FOR CORRECT SIGN CALCULATION IN AN APPROXIMATE ADDER.....	86
<i>Toshinori Sato ; Tomoaki Ukezono</i>	
A FOLDED LOCKING SCHEME FOR THE LONG-RANGE DELAY BLOCK IN A WIDE- RANGE DLL	90
<i>Yu-Chi Wei ; Shi-Yu Huang</i>	
TEMPERATURE INDEPENDENT SUBTHRESHOLD CIRCUITS DESIGN	92
<i>Morteza Nabavi ; Maitham Shams ; Mohammad Sawan</i>	
OPTIMIZING THE PERFORMANCE OF A LOW POWER – AREA EFFICIENT OTA DESIGN THAT IS BASED ON HYBRID CURRENT SHUNTING TECHNIQUE	95
<i>Imtinan B. Attili ; Soliman A. Mahmoud</i>	
A LOW-POWER LOW-NOISE OPEN-LOOP CONFIGURED SIGNAL FOLDING NEURAL RECORDING AMPLIFIER.....	99
<i>Gauri Puneekar ; Venkateswarlu Gonuguntla ; Palagani Yellappa ; Jun Rim Choi ; Ramesh Vaddi</i>	
NANO-AMPERE CURRENT SENSING TECHNIQUE FOR OLED MOBILE DISPLAYS.....	101
<i>Minhyun Jin ; Hyejin Im ; Minkyu Song ; Soo Youn Kim</i>	
ELLIPTIC OTA-C LOW-PASS FILTERS FOR ANALOG FRONT-END OF BIOSIGNAL DETECTION SYSTEM.....	103
<i>Maha S. Diab ; Soliman Mahmoud</i>	
KA-BAND RF FRONT-END WITH 5DB NF AND 16DB CONVERSION GAIN IN 45NM CMOS TECHNOLOGY	105
<i>Hyunki Jung ; Dzuhrri Radityo Utomo ; Saebyeok Shin ; Seok-Kyun Han ; Sang-Gug Lee ; Jusung Kim</i>	
A 22.8-TO-32.4 GHZ INJECTION-LOCKED FREQUENCY TRIPLER WITH SOURCE DEGENERATION	107
<i>Saebyeok Shin ; Dzuhrri Radityo Utomo ; Hyunki Jung ; Seok-Kyun Han ; Sang-Gug Lee ; Jusung Kim</i>	

DESIGN OF A LOW-POWER COMPLEX BASEBAND FILTER WITH TUNABLE GAIN AND BANDWIDTH IN 65NM CMOS.....	109
<i>Jaegyeong Choi ; Jungah Kim ; Yongho Lee ; Seungsoo Kim ; Jongsik Kim ; Hyunchol Shin</i>	
A 24-28GHZ RECONFIGURABLE CMOS POWER AMPLIFIER IN 22NM FD-SOI FOR INTELLIGENT SOC APPLICATIONS	111
<i>Jill C. Mayeda ; Donald Y. C. Lie ; Jerry Lopez</i>	
PHY LAYER DESIGN OF OFDM-VLC SYSTEM BASED ON SOC USING REUSE METHODOLOGY	115
<i>Erwin Setiawan ; Trio Adiono ; Syifaul Fuada</i>	
MODEL-BASED PARALLELIZER FOR EMBEDDED CONTROL SYSTEMS ON SINGLE-ISA HETEROGENEOUS MULTICORE PROCESSORS.....	117
<i>Zhaoqian Zhong ; Masato Edahiro</i>	
EFFICIENT IMPLEMENTATION OF MULTIPLE INTERLEAVERS IN IDMA FOR 5G	119
<i>Byeong Yong Kong ; In-Cheol Park</i>	
HYBRID DECODING FOR POLAR CODES.....	121
<i>Soyeon Choi ; Hoyoung Yoo</i>	
THE HARDWARE ACCELERATION OF SC DECODER FOR POLAR CODE TOWARDS HLS OPTIMIZATION	123
<i>Yujie Huang ; Yujie Cai ; Minge Jing ; Jun Han ; Yibo Fan ; Xiaoyang Zeng</i>	
FPGA-BASED OPTICAL CHARACTER RECOGNITION FOR HANDWRITTEN MATHEMATICAL EXPRESSIONS	125
<i>Bobbi Winema Yogatama ; Jhonson Lee ; Suksmandhira Harimurti ; Trio Adiono</i>	
TRANSFER LEARNING-BASED VEHICLE CLASSIFICATION.....	127
<i>So Yeon Jo ; Namhyun Ahn ; Yunsoo Lee ; Suk-Ju Kang</i>	
FIXED-POINT QUANTIZATION OF 3D CONVOLUTIONAL NEURAL NETWORKS FOR ENERGY-EFFICIENT ACTION RECOGNITION	129
<i>Hyunhoon Lee ; Younghoon Byun ; Seokha Hwang ; Sunggu Lee ; Youngjoo Lee</i>	
IMPLEMENTATION OF 3D HAND GESTURE RECOGNITION SYSTEM USING FPGA.....	131
<i>Tsung-Han Tsai ; Yuan-Chen Ho ; Yih-Ru Tsai</i>	
MULTI-MODE LSTM NETWORK FOR ENERGY-EFFICIENT SPEECH RECOGNITION.....	133
<i>Junseo Jo ; Seokha Hwang ; Sunggu Lee ; Youngjoo Lee</i>	
A WIDEBAND DIFFERENTIAL VCO BASED ON MULTIPLE-PATH LOOP ARCHITECTURE	135
<i>Tomotaka Tanaka ; Fumiya Naito ; Makoto Nakamura ; Daisuke Ito ; Keiji Kishine</i>	
DIGITAL PHY DESIGN METHODOLOGIES FOR HIGH-SPEED AND LOW-POWER MEMORY INTERFACE.....	140
<i>Kwanyeob Chae ; Billy Koo ; Jihun Oh ; Sanghune Park ; Jongshin Shin ; Jaehong Park</i>	
A TWO-STEP TIME-TO-DIGITAL CONVERTER USING RING OSCILLATOR TIME AMPLIFIER	143
<i>Min Kim ; Kyung-Sub Son ; Namhoon Kim ; Chang Hang Rho ; Jin-Ku Kang</i>	
LOW POWER - HIGH SPEED MAGNITUDE COMPARATOR CIRCUIT USING 12 CNFETS	145
<i>Jitendra Kumar Saini ; Avireni Srinivasulu ; Renu Kumawat</i>	
ESTIMATION OF LEAKAGE DISTRIBUTION UTILIZING GAUSSIAN MIXTURE MODEL	149
<i>Hyunjeong Kwon ; Young Hwan Kim ; Seokhyeong Kang</i>	
SYSTEM LEVEL POWER REDUCTION FOR YOLO2 SUB-MODULES FOR OBJECT DETECTION OF FUTURE AUTONOMOUS VEHICLES.....	151
<i>Youngbae Kim ; Qiang Tong ; Ken Choi ; Eunchong Lee ; Sung-Joon Jang ; Byeong-Ho Choi</i>	
A SIMPLE CIRCUIT MODEL FOR PWM-1-CONTROLLED DC-DC CONVERTER AND ITS ANALYSIS	158
<i>Kojiro Tamura ; Yuki Kametaka ; Takuji Kousaka ; Hirokazu Ohtagaki ; Hiroyuki Asahara</i>	
ANALYSIS AND DESIGN OF PHASE-CONTROLLED CLASS-D ZVS INVERTER.....	160
<i>Tatsuki Ohsato ; Yuta Yamada ; Xiuqin Wei ; Hiroo Sekiya</i>	
DESIGN OF TWO TEMPLATE CELLULAR NEURAL NETWORKS FOR COLOR IMAGE PROCESSING	162
<i>Yasuteru Hosokawa ; Yoko Uwate ; Yoshifumi Nishio</i>	
SYNCHRONIZATION PHENOMENA OF COUPLED CHAOTIC CIRCUITS NETWORK WITH COUPLING STRENGTH DEPENDING ON NUMBER OF DEGREE	164
<i>Kyohei Fujii ; Shuhei Hashimoto ; Yoko Uwate ; Yoshifumi Nishio</i>	
DESIGN OF CONVOLUTIONAL NEURAL NETWORK FOR CLASSIFYING DEPTH PREDICTION IMAGES FROM OVERHEAD.....	166
<i>Shu Sumimoto ; Yuichi Miyata ; Ryuta Yoshimura ; Yoko Uwate ; Yoshifumi Nishio</i>	
ANALYSIS OF CHAOTIC CIRCUIT NETWORKS WITH ONE-WAY COUPLING	168
<i>Akari Oura ; Kyohei Fujii ; Yoko Uwate ; Yoshifumi Nishio</i>	

AREA-DELAY PRODUCT EFFICIENT DESIGN FOR CONVOLUTIONAL NEURAL NETWORK CIRCUITS USING LOGARITHMIC NUMBER SYSTEMS	170
<i>Tso-Bing Juang ; Cong-Yi Lin ; Guan-Zhong Lin</i>	
NEUROMORPHIC PROPERTIES OF MEMRISTOR TOWARDS ARTIFICIAL INTELLIGENCE.....	172
<i>Chun Zhao ; Zong Jie Shen ; Guang You Zhou ; Ce Zhou Zhao ; Li Yang ; Ka Lok Man ; Eng Gee Lim</i>	
MEMRISTOR-BASED NEUROMORPHIC IMPLEMENTATIONS FOR ARTIFICIAL NEURAL NETWORKS.....	174
<i>Chun Zhao ; Guang You Zhou ; Ce Zhou Zhao ; Li Yang ; Ka Lok Man ; Eng Gee Lim</i>	
AUTOMATIC SHADING DETECTION SYSTEM FOR PHOTOVOLTAIC STRINGS	176
<i>Jieming Ma ; Ziqiang Bi ; Ka Lok Man ; Yong Yue ; Jeremy S. Smith</i>	
A MULTIBAND RECTENNA FOR SELF-SUSTAINABLE DEVICES	178
<i>Zhao Wang ; Heng Zhang ; Zhenzhen Jiang ; Mark Leach ; Jingchen Wang ; Kalok Man ; Eng Gee Lim</i>	
OSCILLATION QUENCHING IN COUPLED VAN DER POL OSCILLATORS WITH DIFFERENT FREQUENCIES.....	180
<i>Yoko Uwate ; Yoshifumi Nishio</i>	
A DESIGN OF RECTIFIER FOR 13.56MHZ WIRELESS POWER TRANSFER RECEIVER WITH ALL DIGITAL DELAY-LOCKED LOOP	194
<i>Joonho Park ; Yong Moon</i>	
LEAKAGE CONTROL SYSTEM USING DATA ESTIMATION OF RESISTIVE MEMORY	196
<i>Junyoung Kweon ; Juntae Choi ; Yun-Heup Song ; Tony Tae-Hyoung Kim</i>	
STEREO VISION-BASED COLLISION AVOIDANCE FOR UNMANNED SYSTEMS	204
<i>Sungick Kong ; Sang-Seol Lee ; Sung-Joon Jang</i>	
NIGHT-TIME VEHICLE DETECTION BASED ON BRAKE/TAIL LIGHT COLOR.....	206
<i>Thathupara Subramanyan Kavva ; Erdenetuya Tsogtbaatar ; Young-Min Jang ; Sang-Bock Cho</i>	
IMPLEMENTATION OF MULTI-CHANNEL FM REPEATER USING DIGITAL SIGNAL PROCESSING ALGORITHM IN FPGA.....	208
<i>Mangi Han ; Ji Min Song ; Hoon Gee Yang ; Youngmin Kim</i>	
EFFICIENT FOUR-WAY ROW-SPLITTING LAYERED QC-LDPC DECODER ARCHITECTURE	210
<i>Tram Thi Bao Nguyen ; Hanho Lee</i>	
RECONFIGURABLE MULTI-INPUT ADDER DESIGN FOR DEEP NEURAL NETWORK ACCELERATORS	212
<i>Hossein Moradian ; Sujeong Jo ; Kiyoun Choi</i>	
A METHOD OF PREVENT LOSS OF INFORMATION IN ILL-POSED PROBLEM BASED APPLICATION USING ATMOSPHERIC SCATTERING MODEL	214
<i>Geun-Jun Kim ; Bongsoon Kang</i>	
4-BIT DATA ARRANGEMENT ALGORITHM FOR CAN COMPRESSION	216
<i>Yeon-Jin Kim ; Ho-Yun Lee ; Jin-Gyun Chung</i>	
GENERALIZED ADAPTIVE VARIABLE BIT TRUNCATION METHOD FOR APPROXIMATE STOCHASTIC COMPUTING	218
<i>Keerthana Pamidimukkala ; Kyung Ki Kim ; Yong-Bin Kim ; Minsu Choi</i>	
THE ANALYSIS OF CNN STRUCTURE FOR IMAGE DENOISING.....	220
<i>Jae Hyeon Park ; Jeong Hyeon Kim ; Sung In Cho</i>	
OPTIMIZED IMAGE CROP-BASED VIDEO RETARGETING	224
<i>Jeong Hyeon Kim ; Jae Hyeon Park ; Sung In Cho</i>	
HIGH-THROUGHPUT HW-SW IMPLEMENTATION FOR MV-HEVC DECODER.....	226
<i>Wei Liu ; Wei Li ; Park Sang Un ; Yong Beom Cho</i>	
ACCURATE STOCHASTIC COMPUTING USING A WIRE EXCHANGING UNIPOLAR MULTIPLIER	229
<i>Hounghun Joe ; Manhee Cho ; Youngmin Kim</i>	
TRUE RANDOM NUMBER GENERATOR USING BIO-RELATED SIGNALS IN WEARABLE DEVICES	231
<i>Hoyoung Yu ; Youngmin Kim</i>	
LOW-POWER NULL CONVENTION LOGIC MULTIPLIER DESIGN BASED ON GATE DIFFUSION INPUT TECHNIQUE.....	233
<i>Prashanthi Metku ; Kyung Ki Kim ; Yong-Bin Kim ; Minsu Choi</i>	
A RADIATION HARDENED SRAM WITH SELF-REFRESH AND COMPACT ERROR CORRECTION.....	235
<i>Sultan M. Siddiqui ; Ruchi Sharma ; Van Loi Le ; Taegeun Yoo ; Ik-Joon Chang ; Tony Tae-Hyoung Kim</i>	
EXPERIMENTAL VERIFICATION OF A SIMPLE, INTUITIVE, AND ACCURATE CLOSED-FORM TRANSFER FUNCTION MODEL FOR DIVERSE HIGH-SPEED INTERCONNECTS.....	239
<i>Kyunghyun Lim ; Minsoo Choi ; Myat-Thu-Linn Aung ; Kyunghwan Kim ; Ji-Seong Kim ; Rock-Hyun Baek ; Ho-Jin Song ; Tony Tae-Hyoung Kim ; Byungsub Kim</i>	

A WEARABLE ELECTROCARDIOGRAM MONITORING SYSTEM ROBUST TO MOTION ARTIFACTS	241
<i>Taeryoung Seol ; Sehwon Lee ; Junghyup Lee</i>	
INFRARED AND VISIBLE IMAGE FUSION USING MULTI-SCALE DECOMPOSITION AND VISUAL SALIENCY MAP.....	243
<i>Yunfan Chen ; Han Xie ; Donghoon Yeo ; Hyunchul Shin</i>	
WEATHER CLASSIFICATION USING CONVOLUTIONAL NEURAL NETWORKS	245
<i>Jehong An ; Yunfan Chen ; Hyunchul Shin</i>	
KOREAN TRAFFIC SIGN DETECTION USING DEEP LEARNING	247
<i>Prateek Manocha ; Ayush Kumar ; Jameel Ahmed Khan ; Hyunchul Shin</i>	
DESIGN OF ROAD SURFACE LIGHTING SYSTEM FOR REAR LAMP USING AUTOMOTIVE ULTRASONIC SENSOR.....	249
<i>Donghee Han ; Hyo Bin Choi ; Yong Sin Kim</i>	
DESIGN OF 3D INDUCTORS FOR IOT SECURITY	251
<i>Bruce Kim ; Sang-Bock Cho</i>	
LOW POWER NEAR-SENSOR COARSE TO FINE XOR BASED MEMRISTIVE EDGE DETECTION	253
<i>Kamilya Smagulova ; Aidana Irmanova ; Alex Pappachen James</i>	
A KA-BAND LOW NOISE AMPLIFIER IN 0.15μM GAAS E-MODE PHEMT TECHNOLOGY	255
<i>Jeongsoo Park ; Jinhyun Kim ; Jeong-Geun Kim</i>	
A 28-GHZ 28.5-DBM POWER AMPLIFIER USING 0.15-μM INGAAS E-MODE PHEMT TECHNOLOGY	257
<i>Hui Dong Lee ; Sunwoo Kong ; Bonghyuk Park ; Kwang Chun Lee ; Jeong-Soo Park ; Jeong-Geun Kim</i>	
A CMOS RECTIFIER WITH 72.3% RF-TO-DC CONVERSION EFFICIENCY EMPLOYING TUNABLE IMPEDANCE MATCHING NETWORK FOR AMBIENT RF ENERGY HARVESTING	259
<i>Donggu Lee ; Taejong Kim ; Sinyoung Kim ; Kanghyeon Byun ; Kuduck Kwon</i>	
DESIGN AND ANALYSIS OF DIGITAL PID CONTROLLER IN MCU AND FPGA.....	261
<i>Kyunghnam Lee ; Youngmin Kim</i>	
OPTIMAL MODEL ANALYSIS FOR DENOISING MONTE CARLO RENDERING NOISE.....	263
<i>Min-Cheol Kim ; Kwang-Yeob Lee</i>	
A SOFTWARE-BASED SCAN CHAIN DIAGNOSIS FOR DOUBLE FAULTS IN A SCAN CHAIN	265
<i>Hyeonchan Lim ; Seokjun Jang ; Sungho Kang</i>	
LOW POWER SCAN CHAIN ARCHITECTURE BASED ON CIRCUIT TOPOLOGY	267
<i>Heetae Kim ; Hyunggoy Oh ; Sangjun Lee ; Sungho Kang</i>	
LIFETIME IMPROVEMENT METHOD USING THRESHOLD-BASED PARTIAL DATA COMPRESSION IN NOC	269
<i>Ju Sung Kim ; Jeong Beom Hong ; Ju Yeon Kang ; Tae Hee Han</i>	
ENERGY EFFICIENT ANALOG SYNAPSE/NEURON CIRCUIT FOR BINARIZED NEURAL NETWORKS.....	271
<i>Jaehyun Kim ; Chaeun Lee ; Kiyoun Choi</i>	
METHOD OF RTL DEBUGGING WHEN USING HLS FOR HW DESIGN: DIFFERENT SIMULATION RESULT OF VERILOG & VHDL	273
<i>Sang Un Park ; Tae Pyeong Kim ; Mee Zee Lee ; Yong Beom Cho</i>	
Author Index	